

TPS325M5AC5 Errata

Introduction

This document applies to TPS325M5A product series, as shown in [Table 1-1](#).

Table 1-1 Applicable Devices

Product Series	Part Number
TPS325M5A	TPS325M5A57Q-QP5T

Summary of Device Errata

Table 1-2 Errata and Information Summary

Errata ID	Errata Title
ERR0001	RTC: RTC CR register configuration issue due to short time frame between two consecutive CR register writes
ERR0002	RTC: RTC timestamp interrupt is generated by RTC wakeup or RTC alarm if they are enabled
ERR0003	PMU: stop retention bit does not work as expected
ERR0004	SPI: SPI Overflow flag will be cleared by reading STAT register following by DATA register
ERR0005	SPI: MISO line glitch when using SPI as slave with FIFO mode
ERR0006	EXTI: Event trigger for certain peripherals does not work
ERR0007	ADC: Timer might fail to trigger ADC when using HCLK as ADC clock source
ERR0008	I2C: I2C DMA request issue
ERR0009	DMA: DMA interrupt flags set issue for polling mode

Revision History

Date	Revision	Changes
2023-11	Rev.A.0	Initial revision.

Errata Description

ERR0001: RTC: RTC CR register configuration issue due to short time frame between two consecutive CR register writes

Description

Two consecutive RTC CR register writes to set time stamp function (with first write to configure RTC time, second write to enable time stamp function) do not work if these two steps occur in a time frame less than 4ms. There is no problem if above two steps RTC CR writes are combined in one register write.

Workaround

Software must make sure at least 4ms delay between RTC CR writes.

ERR0002: RTC: RTC timestamp interrupt is generated by RTC wakeup or RTC alarm if they are enabled

Description

Both RTC alarm event and RTC wakeup event can trigger RTC timestamp interrupt when their corresponding interrupt enable is opened, so it needs additional operation to identify which event(RTC wakeup or RTC alarm) happens even when the RTC timestamp interrupt is triggered.

Workaround

If RTC alarm interrupt or wakeup timer interrupt is enabled together with timestamp interrupt, make sure to set time stamp IRQ priority lower than the other two interrupt events, and clear alarm or wakeup timer flag in their ISR first, then handle remaining time stamp interrupt event in timestamp ISR.

ERR0003: PMU: stop retention bit does not work as expected

Description

PMU CR01.STOPSRAM* bits do not power down associated SRAM when configured to '0' for power down function.

Workaround

No, will be fixed in next revision silicon.

ERR0004: SPI: SPI Overflow flag will be cleared by reading STAT register following by DATA register

Description

Current SPI RX overflow clearing sequence implemented as reading STAT register followed by DATA register, it has risk to wrongly clear overflow flag in user implemented SPI ISR code.

Workaround

Add additional register access in between reading STAT and DATA register in user ISR routine to avoid clearing overflow flag.

ERR0005: SPI: MISO line glitch when using SPI as slave with FIFO mode**Description**

There are glitches on MISO line when configuring SPI in slave and FIFO mode, this would potentially cause wrong SPI data transfer.

Workaround

Only use SPI in buffer mode when configuring SPI as slave.

ERR0006: EXTI: Event trigger for certain peripherals does not work**Description**

Event trigger for several peripherals does not work, including EXTI event trigger TPSensor[®] conversion, EXTI event trigger ADC conversion and timer compare event trigger ADC conversion.

Workaround

For above mentioned scenario, use EXTI interrupt instead.

ERR0007: ADC: Timer might fail to trigger ADC when using HCLK as ADC clock source**Description**

ADC triggering with timer sometimes fails when using HCLK as ADC clock source.

Workaround

Use dedicated PLL clock for ADC.

ERR0008: I2C: I2C DMA request issue**Description**

DMA transfer starts once after configuring DMA channel for I2C but having not set I2C TXDMAEN or RXDMAEN.

Workaround

Follow the sequence below to avoid the issue:

1. Initialize DMA with channel disabled.
2. Initial I2C initial with I2C TX or RX DMA enabled.
3. Enable DMA channel.

ERR0009: DMA: DMA interrupt flags set issue for polling mode**Description**

DMA interrupt flags are not set as expected when DMA works in polling mode.

Workaround

Set DMA interrupt enable bits but not enable DMA IRQ in NVIC when using DMA in polling mode.

IMPORTANT NOTICE AND DISCLAIMER

Copyright© 3PEAK 2012-2023. All rights reserved.

Trademarks. Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

Performance Information. Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

Disclaimer. 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.