

Low-Voltage Supervisory Circuit with Watchdog and Manual Reset

Features

- Precision Low Voltage Monitoring
- 200-ms (typical) Reset Timeout
- Watchdog Timer with 1.6-sec Timeout
- Manual Reset Input
- Reset Output Stage
- Push-Pull Active-Low
- Low-Power Consumption: 2.2 μ A
- Guaranteed Reset Output valid to $V_{CC} = 1$ V
- Power Supply Glitch Immunity
- Specified from -40°C to $+125^{\circ}\text{C}$
- SOT23-5 Package

Applications

- Microprocessor Systems
- Computers
- Controllers
- Intelligent Instruments
- Portable Equipment

Description

The TPV6823C is a supervisory circuit that monitors power supply voltage levels and provides a power-on reset signal.

It also has an on-chip watchdog timer, which can give out a reset signal if the microprocessor fails to strobe the watchdog timer within a preset timeout period.

A reset signal can also be asserted by an external manual reset input.

The reset and watchdog timeout periods are fixed at 200 ms (typical) and 1.6 sec (typical) respectively.

The TPV6823C is available in the SOT23-5 package and typically consumes only 2.2 μ A, suitable for low-power and portable applications.

Typical Application Circuit




Table of Contents

Features	1
Applications	1
Description	1
Typical Application Circuit	1
Product Family Table	3
Revision History	3
Pin Configuration and Functions	4
Specifications	5
Absolute Maximum Ratings	5
ESD, Electrostatic Discharge Protection.....	5
Thermal Information.....	5
Electrical Characteristics.....	6
Typical Performance Characteristics.....	8
Detailed Description	10
Overview.....	10
Functional Block Diagram.....	10
Feature Description.....	11
Application and Implementation	12
Application Information	12
Typical Application.....	12
Tape and Reel Information	13
Package Outline Dimensions	14
SOT23-5.....	14
Order Information	15
IMPORTANT NOTICE AND DISCLAIMER	16

Product Family Table

Order Number	Threshold Voltage (V)	Marking Information	Package
TPV6823CV-TR	1.58	C1V	SOT23-5
TPV6823CW-TR ⁽¹⁾	1.67	C1W	SOT23-5
TPV6823CY-TR ⁽¹⁾	2.19	C1Y	SOT23-5
TPV6823CZ-TR ⁽¹⁾	2.32	C1Z	SOT23-5
TPV6823CR-TR	2.63	C1R	SOT23-5
TPV6823CS-TR	2.93	C1S	SOT23-5
TPV6823CT-TR ⁽¹⁾	3.08	C1T	SOT23-5
TPV6823CM-TR ⁽¹⁾	4.38	C1M	SOT23-5
TPV6823CL-TR ⁽¹⁾	4.63	C1L	SOT23-5

(1) For future products, contact the 3PEAK factory for more information and samples.

Revision History

Date	Revision	Notes
2025-02-10	Rev.A.0	First release version.

Pin Configuration and Functions




Table 1. Pin Functions

Pin		I/O	Description
NO.	Name		
1	$\overline{\text{RESET}}$	O	Active-Low Reset Push-Pull Output Stage. Asserted whenever V_{CC} is below the reset threshold, V_{TH} .
2	GND	-	Ground.
3	$\overline{\text{MR}}$	I	Manual Reset Input. This is an active-low input, which, when forced low for at least 1 μs , generates a reset. It features a 65-k Ω internal pull-up.
4	WDI	I	Watchdog Input. The watchdog input generates a reset if the voltage on the pin remains low or high for the duration of the watchdog timeout. The timer is cleared if a logic transition occurs on this pin or a reset is generated.
5	VCC	-	Power Supply Voltage Monitored.

Low-Voltage Supervisory Circuit with Watchdog and Manual Reset

Specifications

Absolute Maximum Ratings

Parameter		Min	Max	Unit
Input Voltage	VCC	-0.3	6	V
Output Current	$\overline{\text{RESET}}$		20	mA
T _J	Maximum Junction Temperature	-40	125	°C
T _{STG}	Storage Temperature Range	-65	150	°C
T _L	Lead Temperature (Soldering 10 sec)		260	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
- (2) This data was taken with the JEDEC low effective thermal conductivity test board.
- (3) This data was taken with the JEDEC standard multilayer test boards.

ESD, Electrostatic Discharge Protection

Parameter		Condition	Minimum Level	Unit
HBM	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	4	kV
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002 ⁽²⁾	2	kV

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Thermal Information

Package Type	θ_{JA}	θ_{JC}	Unit
SOT23-5	128	67	°C/W

Low-Voltage Supervisory Circuit with Watchdog and Manual Reset
Electrical Characteristics

 All test conditions: $V_{CC} = 1.53\text{ V to }5.5\text{ V}$, $T_A = -40^\circ\text{C to }+125^\circ\text{C}$, unless otherwise noted.

Parameter		Conditions	Min	Typ	Max	Unit
Supply Voltage and Current						
V_{CC}	VCC Operating Voltage Range		1		5.5	V
I_{CC}	Supply Current	WDI and MR unconnected ($V_{CC} = 1.8\text{ V}$)		2.2	10	μA
		WDI and MR unconnected ($V_{CC} = 5\text{ V}$)		6	15	μA
V_{TH}	Reset Threshold Voltage	TPV6823CV	1.51	1.58	1.63	V
		TPV6823CW	1.62	1.67	1.71	V
		TPV6823CY	2.12	2.19	2.28	V
		TPV6823CZ	2.25	2.32	2.38	V
		TPV6823CR	2.55	2.63	2.70	V
		TPV6823CS	2.85	2.93	3.00	V
		TPV6823CT	3.00	3.08	3.15	V
		TPV6823CM	4.25	4.38	4.5	V
		TPV6823CL	4.5	4.63	4.75	V
	Reset Threshold Temperature Coefficient			60		ppm/ $^\circ\text{C}$
V_{HYS}	Reset Threshold Hysteresis			$10 \times V_{TH}$		mV
t_{RD}	VCC To Reset Delay	$V_{TH} - V_{CC} = 100\text{ mV}$		20		μs
t_{RP}	Reset Timeout Period		140	200	280	ms
V_{OL}	Reset Output Voltage Low (Push-Pull)	$V_{CC} \geq 1\text{ V}$, $I_{SINK} = 50\ \mu\text{A}$			0.3	V
V_{OH}	Reset Output Voltage High (Push-Pull Only)	$V_{CC} \geq 1.8\text{ V}$, $I_{SOURCE} = 200\ \mu\text{A}$	$0.8 \times V_{CC}$			V
MR Pin						
V_{IL_MR}	Input Threshold Voltage Low for \overline{MR}				$0.3 \times V_{CC}$	V
V_{IH_MR}	Input Threshold Voltage High for \overline{MR}		$0.7 \times V_{CC}$			V
t_{PW_MR}	\overline{MR} Input Pulse Width		1			μs
t_{GR_MR}	\overline{MR} Glitch Rejection			100		ns
t_{d_MR}	\overline{MR} to Reset Delay			1	6	us
R_{PU_MR}	\overline{MR} Pull-Up Resistance			50		k Ω
WDI Pin						
t_{WD}	Watchdog Timeout Period		1	1.6	2.4	s
t_{PW_WD}	WDI Pulse Width		50			ns

Low-Voltage Supervisory Circuit with Watchdog and Manual Reset

Parameter		Conditions	Min	Typ	Max	Unit
V _{IL_WD}	WDI Input Threshold VIL				0.3 × V _{CC}	V
V _{IH_WD}	WDI Input Threshold VIH		0.7 × V _{CC}			V
I _{WDI}	WDI Input Current	V _{WDI} = V _{CC} = 3.6 V		20		μA
		V _{WDI} = 0, V _{CC} = 3.6 V		-15		μA

Typical Performance Characteristics

All test conditions: $V_{CC} = 3.3\text{ V}$, $T_A = +25^\circ\text{C}$, unless otherwise noted.




Figure 1. Supply Current vs. Temperature




Figure 2. Normalized Watchdog Timeout Period vs. Temperature




Figure 3. Normalized Reset Timeout Period vs. Temperature




Figure 4. Normalized Reset Threshold vs. Temperature

Low-Voltage Supervisory Circuit with Watchdog and Manual Reset




Figure 5. Voltage Output Low vs. ISINK




Figure 6. Voltage Output High vs. ISOURCE




Figure 7. Maximum VCC Transient Duration vs. Reset Threshold Overdrive




Figure 8. Reset Output Voltage vs. Supply Voltage

Detailed Description

Overview

The TPV6823C provides supply voltage supervision, manual reset, and watchdog functions.

A reset signal is asserted when the supply voltage is below a preset threshold. In addition, the TPV6823C allows supply voltage stabilization with a fixed timeout before the reset de-asserts after the supply voltage rises above the threshold.

A watchdog timer detects if the microprocessor code breaks down or becomes stuck in an infinite loop. If this happens, the watchdog timer asserts a reset pulse, which restarts the microprocessor in a known state.

A manual reset input is available to reset the microprocessor, for example, by using an external push-button.

Functional Block Diagram




Figure 9. Functional Block Diagram

Feature Description

Reset Output

The TPV6823C features an active-low push-pull output. For active-low output, the reset signal is guaranteed to be logic low for V_{CC} down to 1 V. The reset output is asserted when V_{CC} is below the reset threshold (V_{TH}), when \overline{MR} is driven low, or when WDI is not serviced within the watchdog timeout period (t_{WD}). Reset remains asserted for the duration of the reset active timeout period (t_{RP}) after V_{CC} rises above the reset threshold, after \overline{MR} transitions from low to high, or after the watchdog timer times out. [Feature Description](#) shows the reset outputs.




Figure 10. Reset Timing Diagram

Manual Reset Input

The TPV6823C features a manual reset input (\overline{MR}), which, when driven low, asserts the reset output. When \overline{MR} transitions from low to high, reset remains asserted for the duration of the reset active timeout period before de-asserting.

The \overline{MR} input has an internal pull-up resistor so that the input is always high when unconnected. Noise immunity is provided on the \overline{MR} input, and fast, negative-going transients are ignored. A 0.1- μ F capacitor between \overline{MR} and ground provides additional noise immunity.

Watchdog Input

The TPV6823C features a watchdog timer, which monitors microprocessor activity. A timer circuit is cleared with every low-to-high or high-to-high logic transition on the watchdog input pin (WDI). If the timer counts through the preset watchdog timeout period (t_{WD}), reset is asserted. The microprocessor is required to toggle the WDI pin to avoid being reset.

In addition to logic transitions on WDI, the watchdog timer is also cleared by a reset assertion due to an under-voltage condition on V_{CC} or \overline{MR} being pulled low. When reset is asserted, the watchdog timer is cleared and does not begin counting again until reset de-asserts. The watchdog timer can be disabled by leaving WDI floating or by three-stating the WDI driver.




Figure 11. Watchdog Timing Diagram

Application and Implementation

Note

Information in the following application sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

Application Information

The TPV6823C is a supervisory circuit that monitors power supply voltage levels and provides a power-on reset signal.

It also has an on-chip watchdog timer, which can output a reset signal if the microprocessor fails to strobe the watchdog timer within a preset timeout period.

Typical Application

The following figure shows the typical application schematic.






Figure 12. Typical Application Circuit


Tape and Reel Information



Order Number	Package	D1 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	W0 (mm)	Pin1 Quadrant
TPV6823Cx-TR	SOT23-5	180	12	3.3	3.25	1.4	4	8	Q3

Package Outline Dimensions

SOT23-5



Low-Voltage Supervisory Circuit with Watchdog and Manual Reset
Order Information

Order Number	Operating Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
TPV6823CV-TR	-40°C to 125°C	SOT23-5	C1V	1	Tape and Reel, 3,000	Green
TPV6823CW-TR ⁽¹⁾	-40°C to 125°C	SOT23-5	C1W	1	Tape and Reel, 3,000	Green
TPV6823CY-TR ⁽¹⁾	-40°C to 125°C	SOT23-5	C1Y	1	Tape and Reel, 3,000	Green
TPV6823CZ-TR ⁽¹⁾	-40°C to 125°C	SOT23-5	C1Z	1	Tape and Reel, 3,000	Green
TPV6823CR-TR	-40°C to 125°C	SOT23-5	C1R	1	Tape and Reel, 3,000	Green
TPV6823CS-TR	-40°C to 125°C	SOT23-5	C1S	1	Tape and Reel, 3,000	Green
TPV6823CT-TR ⁽¹⁾	-40°C to 125°C	SOT23-5	C1T	1	Tape and Reel, 3,000	Green
TPV6823CM-TR ⁽¹⁾	-40°C to 125°C	SOT23-5	C1M	1	Tape and Reel, 3,000	Green
TPV6823CL-TR ⁽¹⁾	-40°C to 125°C	SOT23-5	C1L	1	Tape and Reel, 3,000	Green

(1) For future products, contact the 3PEAK factory for more information and samples.

Green: 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

IMPORTANT NOTICE AND DISCLAIMER

Copyright© 3PEAK 2012-2025. All rights reserved.

Trademarks. Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

Performance Information. Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

Disclaimer. 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.