

Features

- Provides Voltage Level Translation for I3C, I²C-bus, SMBus and SPI Devices
- I3C Compliant with Data Dates up to 12.5 MHz
- Wide Supply Voltage Range:
 - V_{CCA} Range: 0.72 V to 1.98 V
 - V_{CCB} Range: 0.72 V to 1.98 V; V_{CCA} ≤ V_{CCB}
- I_{OFF} Supports Partial Power-down Mode
- Inputs Tolerate Overvoltages up to 1.98 V
- OE Input is Referenced to V_{CCA} with 1.98-V Overvoltage Tolerance
- High-impedance Outputs when OE = LOW or V_{CC} = 0

Applications

- I²C, I3C, SMBus, PMBus, SPI, and Other Two-Signal Interfaces
- · Servers/Storages
- Routers (Telecom Switching Equipment)
- Personal Computers/Consumer Handsets

Description

The TPT29606 is a 2-bit, I3C/I²C-bus, and SPI voltage-level translator. It features automatic direction sensing and is suitable for traditional I²C-bus and SMBus applications, as well as 12.5-MHz I3C-bus applications and higher speed SPI applications.

The supply voltage range for V_{CCA} and V_{CCB} is 0.72 V to 1.98 V, with the requirement that V_{CCA} must be less than V_{CCB} . The OE input pin is referenced to V_{CCA} . The OE pin can withstand a voltage up to 1.98 V. Its control signal can be sourced from either V_{CCA} or V_{CCB} power domains. When the OE signal is at a low level, the device enters a high-impedance state.

The TPT29606 is available in DFN1.4X1-8 and SOT23-8 packages, and is characterized from −40°C to +125°C.

Typical Application Circuit






Table of Contents

Features	1
Applications	1
Description	1
Typical Application Circuit	1
Revision History	3
Pin Configuration and Functions	4
Specifications	5
Absolute Maximum Ratings ⁽¹⁾	5
ESD, Electrostatic Discharge Protection	5
Recommended Operating Conditions (1)	5
Thermal Information	6
Static Characteristics	7
Static Characteristics	8
Dynamic Characteristics ⁽¹⁾	9
Dynamic Characteristics (continued) ⁽¹⁾	10
Dynamic Characteristics (continued) ⁽¹⁾	11
Dynamic Characteristics (continued) ⁽¹⁾	12
Dynamic Characteristics (continued) (1)	13
Dynamic Characteristics (continued) ⁽¹⁾	14
Test Circuit and Waveforms	15
Detailed Description	16
Overview	16
Functional Block Diagram	16
Feature Description	16
Application and Implementation	18
Typical Application	18
Layout	20
Layout Example	20
Tape and Reel Information	21
Package Outline Dimensions	22
DFN1.4X1-8	22
SOT23-8	23
Order Information	24
IMPORTANT NOTICE AND DISCLAIMER	25



Revision History


Date	Revision	Notes
2025-06-16	Rev.A.0	Released version

www.3peak.com 3 / 26 CA20250302A0



Pin Configuration and Functions

TPT29606-DFSRR DFN1.4X1-8 Top View






Table 1. Pin Functions: TPT29606

Р	in	1/0	Description
No.	Name	I/O	Description
1	B2	I/O	B2 port input or output (Referenced to V _{CCB})
2	GND	-	Supply ground
3	V _{CCA}	-	A-port supply
4	A2	I/O	A2 port input or output (Referenced to V _{CCA})
5	A1	I/O	A1 port input or output (Referenced to V _{CCA})
6	OE	I	Output enable (Referenced to V_{CCA} , active HIGH; signal can be from V_{CCA} or V_{CCB} domain)
7	V _{CCB}	-	B-port supply
8	B1	I/O	B1 port input or output (Referenced to V _{CCB})

Table 2. Functional Table

Supply	voltage	Input (1)	In m. 16/0 116m 116
Vcca	V _{CCB} OE ⁽²⁾		Input/output
0.72 V to 1.98 V	0.72 V to 1.98 V	L	disconnected
0.72 V to 1.98 V	0.72 V to 1.98 V	Н	A1 = B1; A2 = B2
GND ⁽³⁾	GND ⁽³⁾	X	disconnected

⁽¹⁾ H = HIGH voltage level; L = LOW voltage level; X = don't care

www.3peak.com 4 / 26 CA20250302A0

⁽²⁾ V_{IL} and V_{IH} are referenced to V_{CCA} . OE can tolerate an overvoltage of 1.8 V.

⁽³⁾ When either V_{CCA} or V_{CCB} is at GND level, the device goes into Power-down mode.



Specifications

Absolute Maximum Ratings (1)

	Parameter	Conditions	Min	Max	Unit
V _{CCA}	Supply Voltage A	V _{CCA} ≤ V _{CCB}	-0.5	2.5	V
V _{CCB}	Supply Voltage B	V _{CCA} ≤ V _{CCB}	-0.5	2.5	٧
Vı	Input Voltage (2)	A port, B port, and OE	-0.5	2.5	V
	O. to at 1/2 to a = (2)	Active mode	-0.5	V _{CCO} + 0.25 (3)(4)	V
Vo	Output Voltage (2)	Power-down or 3-state mode	-0.5	2.5	V
I _{IK}	Input Clamp Current	V _I < 0 V	-50		mA
lok	Output Clamp Current	V _O < 0 V	-50		mA
lo	Output Current	$V_O = 0 V \text{ to } V_{CCO}^{(3)}$	-50	50	mA
Icc	Supply Current	I _{CCA} or I _{CCB}		100	mA
I _{GND}	Ground Current		-100		mA
T _{stg}	Storage Temperature		-65	150	°C
P _{tot}	Total Power Dissipation	$T_{amb} = -40$ °C to +125°C		125	mW

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

ESD, Electrostatic Discharge Protection

Parameter		Condition	Value	Unit
НВМ	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001 (1)	±7	kV
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002 (2)	±1.5	kV

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

Recommended Operating Conditions (1)

	Parameter	Conditions	Min	Max	Unit
V _{CCA}	Supply Voltage A	V _{CCA} ≤ V _{CCB}	0.72	1.98	V
V _{CCB}	Supply Voltage B	V _{CCA} ≤ V _{CCB}	0.72	1.98	V
Vı	Input Voltage	A port, B port, and OE	0	1.98	V
	0.4	A port	0	1.98	V
Vo	Output Voltage	B port	0	1.98	V
T _{amb}	Ambient Temperature		-40	125	°C

www.3peak.com 5 / 26 CA20250302A0

⁽²⁾ The minimum input and minimum output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ V_{CCO} is the supply voltage associated with the output.

⁽⁴⁾ Vcco + 0.25 V should not exceed 2.5 V.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



	Parameter	Conditions	Min	Max	Unit
TJ	Junction Temperature		-40	125	°C
Δt/ΔV	Input Transition Rise and Fall Rate	V _{CCA} = 0.72 V to 1.98 V; V _{CCB} = 0.72 V to 1.98 V		5.3	ns/V

⁽¹⁾ The A and B sides of an unused I/O pair must be held in the same state, both at V_{CCI} or both at GND.

Thermal Information

Package Type	θ _{JA}	θ _{JC}	Unit
DFN1.4X1-8	288	147	°C/W
SOT23-8	195	124	°C/W

www.3peak.com 6 / 26 CA20250302A0



Static Characteristics

All test conditions: V_{CCA} = 0.72 V to 1.98 V, V_{CCB} = 0.72 V to 1.98 V, T_A = -40°C to +85°C. Typical specifications are at T_A = 25°C, unless otherwise noted.

Symbol	Parameter		Conditions	Min	Тур	Max	Unit
		A port or B port	V _{CCA} = 0.72 V to 0.9 V; V _{CCB} = 0.72 V to 0.9 V;	V _{CCI} - 0.2			V
VIH	HIGH-level Input Voltage	A port or B port	V _{CCA} = 0.9 V to 1.98 V; V _{CCB} = 0.9 V to 1.98 V;	V _{CCI} - 0.4			V
		OE input		0.65× V _{CCA}			V
V_{IL}	LOW-level Input	A port or B port				0.3× Vcca	V
VIL	Voltage	OE input				0.3× V _{CCA}	V
V _{он}	HIGH-level	A port	I _O = -20 μA	V _{CCO} - 0.4			V
VOH	Output Voltage	B port	Ιο = -20 μΑ	V _{CCO} - 0.4			V
V_{OL}	LOW-level	A port	I _O = -20 μA			0.3	V
VOL	Output Voltage	B port	I _O = -20 μA			0.3	V
lı	Input Leakage Current	OE input	V _I = 0 V to 1.98 V	-2		2	μA
l _{oz}	OFF-state Output Current	A or B port	V _O = 0 V to 1.98 V	-2		2	μA
ı	Power-off	A port; V _O = 0 V to 1.98 V	V _{CCA} = 0 V; V _{CCB} = 0 V to 1.98 V	-7		7	μA
loff	Leakage Current	B port; V _O = 0 V to 1.98 V	V _{CCB} = 0 V; V _{CCA} = 0 V to 1.98 V	-7		7	μA
			OE = LOW		0.8	7	μΑ
Land	Supply Current	V _I = 0 V or V _{CCI} ;	OE = HIGH		0.8	7	μA
ICCA	Supply Current	Io = 0 A	V _{CCA} = 1.98 V; V _{CCB} = 0 V;		0.9	9	μA
			$V_{CCA} = 0 \text{ V}; V_{CCB} = 1.98 \text{ V};$	-2	-0.02		μA
			OE = LOW		0.8	8	μΑ
Іссв	Supply Current	$V_I = 0 \text{ V or } V_{CCI};$	OE = HIGH		0.8	11	μA
	Supply Current	I _O = 0 A	V _{CCA} = 1.98 V; V _{CCB} = 0 V;	-2	-0.02		μA
			V _{CCA} = 0 V; V _{CCB} = 1.98 V;		0.9	9	μA
I _{CCA} + I _{CCB}	Supply Current	$V_I = 0 \text{ V or } V_{CCI};$ $I_O = 0 \text{ A}$	OE = LOW		1.6	16	μA

www.3peak.com 7 / 26 CA20250302A0



Static Characteristics

All test conditions: $V_{CCA} = 0.72 \text{ V}$ to 1.98 V, $V_{CCB} = 0.72 \text{ V}$ to 1.98 V, $T_A = -40^{\circ}\text{C}$ to +125°C. Typical specifications are at $T_A = 25^{\circ}\text{C}$, unless otherwise noted.

Symbol	Parameter		Conditions	Min	Тур	Max	Unit
		A port or B port	V _{CCA} = 0.72 V to 0.9 V; V _{CCB} = 0.72 V to 0.9 V;	V _{CCI} - 0.2			V
VIH	HIGH-level Input Voltage	A port or B port	V _{CCA} = 0.9 V to 1.98 V; V _{CCB} = 0.9 V to 1.98 V;	V _{CCI} - 0.4			V
		OE input		0.65× V _{CCA}			V
V	LOW-level Input	A port or B port				0.3× V _{CCA}	V
VıL	Voltage	OE input				0.3× V _{CCA}	V
Vон	HIGH-level	A port	I _O = -20 μA	V _{CCO} - 0.4			V
V ОН	Output Voltage	B port	I _O = -20 μA	V _{CCO} - 0.4			V
V	LOW-level	A port	I _O = -20 μA			0.3	V
V_{OL}	Output Voltage	B port	I _O = -20 μA			0.3	V
lı	Input Leakage Current	OE input	V _I = 0 V to 1.98 V	-6		6	μΑ
loz	OFF-state Output Current	A or B port	V _O = 0 V to 1.98 V	-10		10	μΑ
	Power-off	A port; V _O = 0 V to 1.98 V	V _{CCA} = 0 V; V _{CCB} = 0 V to 1.98 V	-37		37	μΑ
loff	Leakage Current	B port; V _O = 0 V to 1.98 V	V _{CCB} = 0 V; V _{CCA} = 0 V to 1.98 V	-37		37	μΑ
			OE = LOW		8.0	32	μA
la a c	Supply Current	V _I = 0 V or V _{CCI} ;	OE = HIGH		8.0	28	μA
ICCA	Supply Current	I _O = 0 A	V _{CCA} = 1.98 V; V _{CCB} = 0 V;		0.9	40	μA
			V _{CCA} = 0 V; V _{CCB} = 1.98 V;	-15	-0.02		μA
			OE = LOW		8.0	29	μA
I _{CCB}	Supply Current	$V_I = 0 \text{ V or } V_{CCI};$	OE = HIGH		8.0	36	μA
	Supply Current	I _O = 0 A	V _{CCA} = 1.98 V; V _{CCB} = 0 V;	-15	-0.02		μΑ
			V _{CCA} = 0 V; V _{CCB} = 1.98 V;		0.9	40	μA
I _{CCA} + I _{CCB}	Supply Current	$V_I = 0 \text{ V or } V_{CCI};$ $I_O = 0 \text{ A}$	OE = LOW		1.6	65	μΑ

www.3peak.com 8 / 26 CA20250302A0



Dynamic Characteristics (1)

All test conditions: $V_{CCA} = 0.8 \text{ V}$, $T_A = -40 ^{\circ}\text{C}$ to $+85 ^{\circ}\text{C}$, unless otherwise noted.

Symbol	Parameter	С	onditions	Min	Тур	Max	Unit
		A to B; C _L = 15 pF	V _{CCA} = 0.8 V; V _{CCB} = 1.2 V;	2.1	5.6	7.7	ns
± (2)	Draw a matical Dalay	B to A; C _L = 15 pF	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.2 \text{ V};$	1.2	10.6	19.9	ns
t _{pd} (2)	Propagation Delay	A to B; C _L = 15 pF	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.8 \text{ V};$	1.7	3.9	5.3	ns
		B to A; C _L = 15 pF	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.8 \text{ V};$	0.5	9.6	17.2	ns
4	Enable Time	OE to A, B;	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.2 \text{ V};$			250	ns
t _{en}	Enable Time	C _L = 15 pF	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.8 \text{ V};$			250	ns
		OE to A; C _L = 15 pF	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.2 \text{ V};$			350	ns
4		OE to A, C _L = 15 pr	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.8 \text{ V};$			350	ns
t _{dis}	Disable Time	OE to B; C _L = 15 pF	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.2 \text{ V};$			350	ns
			$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.8 \text{ V};$			350	ns
		A port. C. = 15 pc	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.2 \text{ V};$	2.1	8.5	17.5	ns
4		A port; C _L = 15 pF	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.8 \text{ V};$	1.5	9.0	15.4	ns
t t	Transition Time	B nort: C = 15 nF	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.2 \text{ V};$	1.1	4.0	5.8	ns
		B port; C _L = 15 pF	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.8 \text{ V};$	0.7	1.5	2.1	ns
	Outrout Cleans Time	delta between	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.2 \text{ V};$	0.0	0.2	0.4	ns
t _{sk(o)}	Output Skew Time	channels ⁽³⁾	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.8 \text{ V};$	0.0	0.2	0.4	ns
	D. d 10/: - 4 -	4-4- :4-	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.2 \text{ V};$	37			ns
tw	Pulse Width	data inputs	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.8 \text{ V};$	37			ns
£	Data Data		V _{CCA} = 0.8 V; V _{CCB} = 1.2 V;	0.064		26	Mbps
f _{data}	Data Rate		$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.8 \text{ V};$	0.064		26	Mbps

⁽¹⁾ Parameters are provided by the lab bench test and design simulation.

www.3peak.com 9 / 26 CA20250302A0

⁽²⁾ t_{pd} is the same as t_{PLH} and t_{PHL} ; t_{en} is the same as t_{PZL} and t_{PZH} ; t_{dis} is the same as t_{PLZ} and t_{PHZ} ; t_{t} is the same as t_{THL} and t_{TLH} .

⁽³⁾ t_{sk(o)} means skew between any two outputs of the same package switching in the same direction. One channel is not always faster than the other.



Dynamic Characteristics (continued) (1)

All test conditions: V_{CCA} = 1.2 V, T_A = -40°C to +85°C, unless otherwise noted.

Symbol	Parameter	С	onditions	Min	Тур	Max	Unit
		A to B; C _L = 15 pF	V _{CCA} = 1.2 V; V _{CCB} = 1.2 V;	1.5	4.5	6.1	ns
1 (2)	Door tion Dolon	B to A; C _L = 15 pF	V _{CCA} = 1.2 V; V _{CCB} = 1.2 V;	1.1	3.9	5.3	ns
t _{pd} (2)	Propagation Delay	A to B; C _L = 15 pF	V _{CCA} = 1.2 V; V _{CCB} = 1.8 V;	1.0	2.5	3.5	ns
		B to A; C _L = 15 pF	V _{CCA} = 1.2 V; V _{CCB} = 1.8 V;	0.6	2.8	3.9	ns
4 .	Drawa mation Dalay	A to B; C _L = 80 pF	$V_{CCA} = 1.2 \text{ V}; V_{CCB} = 1.8 \text{ V};$	2.5	4.9	7	ns
t _{pdc}	Propagation Delay	B to A; C _L = 30 pF	V _{CCA} = 1.2 V; V _{CCB} = 1.8 V;	0.9	3.4	5	ns
.	F 11 T	OE to A, B;	V _{CCA} = 1.2 V; V _{CCB} = 1.2 V;			250	ns
t _{en}	Enable Time	C _L = 15 pF	V _{CCA} = 1.2 V; V _{CCB} = 1.8 V;			250	ns
	Disable Time	OE to A; C _L = 15 pF	V _{CCA} = 1.2 V; V _{CCB} = 1.2 V;			350	ns
+			V _{CCA} = 1.2 V; V _{CCB} = 1.8 V;			350	ns
t _{dis}		OE to B; C _L = 15 pF	V _{CCA} = 1.2 V; V _{CCB} = 1.2 V;			350	ns
			V _{CCA} = 1.2 V; V _{CCB} = 1.8 V;			350	ns
		A port; C _L = 15 pF	V _{CCA} = 1.2 V; V _{CCB} = 1.2 V;	0.8	2.6	3.5	ns
4	Transition Time	A port, CL = 13 pr	V _{CCA} = 1.2 V; V _{CCB} = 1.8 V;	0.6	1.5	2.5	ns
tt		B port; C _L = 15 pF	V _{CCA} = 1.2 V; V _{CCB} = 1.2 V;	1.1	3.6	5.1	ns
			V _{CCA} = 1.2 V; V _{CCB} = 1.8 V;	0.6	1.3	2.2	ns
4	Transition Time	A port; C _L = 30 pF	V _{CCA} = 1.2 V; V _{CCB} = 1.8 V;	1.0	2.2	3.6	ns
t _{tc}	Transition Time	B port; C _L = 80 pF	V _{CCA} = 1.2 V; V _{CCB} = 1.8 V;	2.5	4.3	6.3	ns
4	Output Skow Time	delta between	V _{CCA} = 1.2 V; V _{CCB} = 1.2 V;	0.0	0.1	0.2	ns
t _{sk(o)} Out	Output Skew Time	channels (3)	V _{CCA} = 1.2 V; V _{CCB} = 1.8 V;	0.0	0.1	0.3	ns
4	D. J 10/5-141-	data inputa	V _{CCA} = 1.2 V; V _{CCB} = 1.2 V;	15.0			ns
t _W	Pulse Width	data inputs	V _{CCA} = 1.2 V; V _{CCB} = 1.8 V;	13.5			ns
f	Data Bata		V _{CCA} = 1.2 V; V _{CCB} = 1.2 V;	0.064		52	Mbps
f _{data} Data Rate	Data Rate		$V_{CCA} = 1.2 \text{ V}; V_{CCB} = 1.8 \text{ V};$	0.064		52	Mbps

⁽¹⁾ Parameters are provided by the lab bench test and design simulation.

www.3peak.com 10 / 26 CA20250302A0

⁽²⁾ t_{pd} is the same as t_{PLH} and t_{PHL} ; t_{en} is the same as t_{PZL} and t_{PZH} ; t_{dis} is the same as t_{PLZ} and t_{PHZ} ; t_{t} is the same as t_{THL} and t_{TLH} .

⁽³⁾ Skew between any two outputs of the same package switching in the same direction. One channel is not always faster than the other.



Dynamic Characteristics (continued) (1)

All test conditions: V_{CCA} = 1.8 V, T_A = -40°C to +85°C, unless otherwise noted.

Symbol	Parameter	Ce	Min	Тур	Max	Unit	
÷ (2)	Dropogation Daloy	A to B; C _L = 15 pF	V _{CCA} = 1.8 V; V _{CCB} = 1.8 V;	1.0	2.5	3.4	ns
t _{pd} (2)	Propagation Delay	B to A; C _L = 15 pF	V _{CCA} = 1.8 V; V _{CCB} = 1.8 V;	0.7	2.3	3.0	ns
t _{en}	Enable Time	OE to A, B; C _L = 15 pF	V _{CCA} = 1.8 V; V _{CCB} = 1.8 V;			250	ns
	Diaghla Tima	OE to A; C _L = 15 pF	V _{CCA} = 1.8 V; V _{CCB} = 1.8 V;			350	ns
ldis	t _{dis} Disable Time	OE to B; C _L = 15 pF	V _{CCA} = 1.8 V; V _{CCB} = 1.8 V;			350	ns
	T	A port; C _L = 15 pF	V _{CCA} = 1.8 V; V _{CCB} = 1.8 V;	0.5	1.2	1.7	ns
tt	Transition Time	B port; C _L = 15 pF	V _{CCA} = 1.8 V; V _{CCB} = 1.2 V;	0.7	1.7	2.5	ns
t _{sk(o)}	Output Skew Time	delta between channels (3)	V _{CCA} = 1.8 V; V _{CCB} = 1.8 V;	0.0	0.1	0.2	ns
t _W	Pulse Width	data inputs	V _{CCA} = 1.8 V; V _{CCB} = 1.8 V;	13.5			ns
f _{data}	Data Rate		V _{CCA} = 1.8 V; V _{CCB} = 1.8 V;	0.064		52	Mbps

⁽¹⁾ Parameters are provided by the lab bench test and design simulation.

www.3peak.com 11 / 26 CA20250302A0

⁽²⁾ t_{pd} is the same as t_{PLH} and t_{PHL}; t_{en} is the same as t_{PZL} and t_{PZH}; t_{dis} is the same as t_{PLZ} and t_{PHZ}; t_t is the same as t_{THL} and t_{TLH}.

⁽³⁾ Skew between any two outputs of the same package switching in the same direction. One channel is not always faster than the other.



Dynamic Characteristics (continued) (1)

All test conditions: V_{CCA} = 0.8 V, T_A = -40°C to +125°C, unless otherwise noted.

Symbol	Parameter	С	Min	Тур	Max	Unit	
		A to B; C _L = 15 pF	V _{CCA} = 0.8 V; V _{CCB} = 1.2 V;	2.1	5.6	7.7	ns
1 (2)	Door tion Dolon	B to A; C _L = 15 pF	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.2 \text{ V};$	1.2	10.6	19.9	ns
t _{pd} (2)	Propagation Delay	A to B; C _L = 15 pF	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.8 \text{ V};$	1.7	3.9	5.3	ns
		B to A; C _L = 15 pF	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.8 \text{ V};$	0.5	9.6	17.2	ns
	Frable Tires	OE to A, B;	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.2 \text{ V};$			250	ns
t _{en}	Enable Time	C _L = 15 pF	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.8 \text{ V};$			250	ns
		OE to A; C _L = 15 pF	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.2 \text{ V};$			350	ns
	Diaghla Time	OE to A; C _L = 15 pr	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.8 \text{ V};$			350	ns
t _{dis}	Disable Time	OF to D. C 45 pF	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.2 \text{ V};$			350	ns
		OE to B; $C_L = 15 \text{ pF}$	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.8 \text{ V};$			350	ns
		A	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.2 \text{ V};$	2.1	8.5	17.5	ns
	Tropolition Times	A port; C _L = 15 pF	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.8 \text{ V};$	1.5	9.0	15.4	ns n
t t	Transition Time	D =	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.2 \text{ V};$	1.1	4.0	5.8	ns
		B port; C _L = 15 pF	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.8 \text{ V};$	0.7	1.5	2.1	ns
	Outrot Observe Times	delta between	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.2 \text{ V};$	0.0	0.2	0.4	ns
t _{sk(o)}	Output Skew Time	channels (3)	V _{CCA} = 0.8 V; V _{CCB} = 1.8 V;	0.0	0.2	0.4	ns
	Dud Middle	data in muta	$V_{CCA} = 0.8 \text{ V}; V_{CCB} = 1.2 \text{ V};$	37			ns
tw	Pulse Width	data inputs	V _{CCA} = 0.8 V; V _{CCB} = 1.8 V;	37			ns
_	Data Data		V _{CCA} = 0.8 V; V _{CCB} = 1.2 V;	0.064		26	Mbps
f _{data}	Data Rate		V _{CCA} = 0.8 V; V _{CCB} = 1.8 V;	0.064		26	Mbps

⁽¹⁾ Parameters are provided by the lab bench test and design simulation.

www.3peak.com 12 / 26 CA20250302A0

⁽²⁾ t_{pd} is the same as t_{PLH} and t_{PHL} ; t_{en} is the same as t_{PZL} and t_{PZH} ; t_{dis} is the same as t_{PLZ} and t_{PHZ} ; t_{t} is the same as t_{THL} and t_{TLH} .

⁽³⁾ Skew between any two outputs of the same package switching in the same direction. One channel is not always faster than the other.



Dynamic Characteristics (continued) (1)

All test conditions: V_{CCA} = 1.2 V, T_A = -40°C to +125°C, unless otherwise noted.

Symbol	Parameter	С	onditions	Min	Тур	Max	Unit
		A to B; C _L = 15 pF	V _{CCA} = 1.2 V; V _{CCB} = 1.2 V;	1.5	4.5	6.2	ns
. (2)	Draw a matical Dalay	B to A; C _L = 15 pF	V _{CCA} = 1.2 V; V _{CCB} = 1.2 V;	1.1	3.9	5.4	ns
t _{pd} (2)	Propagation Delay	A to B; C _L = 15 pF	$V_{CCA} = 1.2 \text{ V}; V_{CCB} = 1.8 \text{ V};$	1.0	2.5	3.6	ns
		B to A; C _L = 15 pF	$V_{CCA} = 1.2 \text{ V}; V_{CCB} = 1.8 \text{ V};$	0.6	2.8	4.0	ns
4 .	Drangation Dalay	A to B; C _L = 80 pF	$V_{CCA} = 1.2 \text{ V}; V_{CCB} = 1.8 \text{ V};$	2.5	4.9	7.4	ns
t _{pdc}	Propagation Delay	B to A; C _L = 30 pF	$V_{CCA} = 1.2 \text{ V}; V_{CCB} = 1.8 \text{ V};$	0.9	3.4	5.3	ns
4	Enable Time	OE to A, B;	V _{CCA} = 1.2 V; V _{CCB} = 1.2 V;			250	ns
t _{en}	Enable Time	C _L = 15 pF	V _{CCA} = 1.2 V; V _{CCB} = 1.8 V;			250	ns
		051 4 0 45 5	V _{CCA} = 1.2 V; V _{CCB} = 1.2 V;			350	ns
4	Disable Time	OE to A; $C_L = 15 \text{ pF}$	$V_{CCA} = 1.2 \text{ V}; V_{CCB} = 1.8 \text{ V};$			350	50 ns
t _{dis}	Disable Time	OE to B; C _L = 15 pF	V _{CCA} = 1.2 V; V _{CCB} = 1.2 V;			350	ns
			$V_{CCA} = 1.2 \text{ V}; V_{CCB} = 1.8 \text{ V};$			350	ns
		A port; C _L = 15 pF	V _{CCA} = 1.2 V; V _{CCB} = 1.2 V;	0.8	2.6	3.5	ns
	Turn siting Times		$V_{CCA} = 1.2 \text{ V}; V_{CCB} = 1.8 \text{ V};$	0.6	1.5	2.6	ns
t t	Transition Time	B port; C _L = 15 pF	V _{CCA} = 1.2 V; V _{CCB} = 1.2 V;	1.1	3.6	5.1	ns
			V _{CCA} = 1.2 V; V _{CCB} = 1.8 V;	0.6	1.3	2.3	ns
	T	A port; C _L = 30 pF	$V_{CCA} = 1.2 \text{ V}; V_{CCB} = 1.8 \text{ V};$	1.0	2.2	3.8	ns
ttc	Transition Time	B port; C _L = 80 pF	V _{CCA} = 1.2 V; V _{CCB} = 1.8 V;	2.5	4.3	6.9	ns
	O. 4 4 Ol Ti	delta between	V _{CCA} = 1.2 V; V _{CCB} = 1.2 V;	0.0	0.1	0.2	ns
t _{sk(o)}	Output Skew Time	channels (3)	V _{CCA} = 1.2 V; V _{CCB} = 1.8 V;	0.0	0.1	0.3	ns
	Dulas Width	data inquita	V _{CCA} = 1.2 V; V _{CCB} = 1.2 V;	15.0			ns
t _W	Pulse Width	data inputs	V _{CCA} = 1.2 V; V _{CCB} = 1.8 V;	13.5			ns
	D-t- D-t-		V _{CCA} = 1.2 V; V _{CCB} = 1.2 V;	0.064		52	Mbps
f _{data}	Data Rate		V _{CCA} = 1.2 V; V _{CCB} = 1.8 V;	0.064		52	Mbps

⁽¹⁾ Parameters are provided by the lab bench test and design simulation.

www.3peak.com 13 / 26 CA20250302A0

⁽²⁾ t_{pd} is the same as t_{PLH} and t_{PHL} ; t_{en} is the same as t_{PZL} and t_{PZH} ; t_{dis} is the same as t_{PLZ} and t_{PHZ} ; t_{t} is the same as t_{THL} and t_{TLH} .

⁽³⁾ Skew between any two outputs of the same package switching in the same direction. One channel is not always faster than the other.



Dynamic Characteristics (continued) (1)

All test conditions: V_{CCA} = 1.8 V, T_A = -40°C to +125°C, unless otherwise noted.

Symbol	Parameter	Ce	Min	Тур	Max	Unit	
t _{pd} (2)	Drop a nation Dalay	A to B; C _L = 15 pF	V _{CCA} = 1.8 V; V _{CCB} = 1.8 V;	1.0	2.5	3.5	ns
lpd (=)	Propagation Delay	B to A; C _L = 15 pF	V _{CCA} = 1.8 V; V _{CCB} = 1.8 V;	0.7	2.3	3.1	ns
t _{en}	Enable Time	OE to A, B; C _L = 15 pF	V _{CCA} = 1.8 V; V _{CCB} = 1.8 V;			250	ns
	Disable Time	OE to A; C _L = 15 pF	V _{CCA} = 1.8 V; V _{CCB} = 1.8 V;			350	ns
ldis	t _{dis} Disable Time	OE to B; C _L = 15 pF	V _{CCA} = 1.8 V; V _{CCB} = 1.8 V;			350	ns
	T	A port; C _L = 15 pF	V _{CCA} = 1.8 V; V _{CCB} = 1.8 V;	0.5	1.2	1.7	ns
tt	Transition Time	B port; C _L = 15 pF	V _{CCA} = 1.8 V; V _{CCB} = 1.2 V;	0.7	1.7	2.6	ns
t _{sk(o)}	Output Skew Time	delta between channels (3)	V _{CCA} = 1.8 V; V _{CCB} = 1.8 V;	0.0	0.1	0.2	ns
t _W	Pulse Width	data inputs	V _{CCA} = 1.8 V; V _{CCB} = 1.8 V;	13.5			ns
f _{data}	Data Rate		V _{CCA} = 1.8 V; V _{CCB} = 1.8 V;	0.064		52	Mbps

⁽¹⁾ Parameters are provided by the lab bench test and design simulation.

www.3peak.com 14 / 26 CA20250302A0

⁽²⁾ t_{pd} is the same as t_{PLH} and t_{PHL}; t_{en} is the same as t_{PZL} and t_{PZH}; t_{dis} is the same as t_{PLZ} and t_{PHZ}; t_t is the same as t_{THL} and t_{TLH}.

⁽³⁾ Skew between any two outputs of the same package switching in the same direction. One channel is not always faster than the other.



Test Circuit and Waveforms

The test circuit for measuring data rate, pulse width, propagation delay, output rise time, and fall time is shown in Figure 1.




Figure 1. Test Circuits

- (1) All input pulses are supplied by generators having the following characteristics: PRR \leq 26 MHz, Z_0 = 50 Ω , slew rate \geq 1
- (2) R_L is the load resistance; C_L is the load capacitance, including jig and probe capacitance; V_{EXT} is the external voltage for measuring switching times.
- (3) For measuring data rate, pulse width, propagation delay, and output rise and fall measurements, R_L = 1 $M\Omega$; for measuring enable and disable times, R_L = 50 $k\Omega$.




Figure 2. Propagation Delay Times




Figure 3. Enable and Disable Times

- (1) t_{pd} is the same as t_{PLH} and t_{PHL} ; t_t is the same as t_{THL} and t_{TLH} .
- (2) t_{en} is the same as t_{PZL} and t_{PZH} ; t_{dis} is the same as t_{PLZ} and t_{PHZ} .
- (3) For measuring t_{PZL} and t_{PLZ} , $V_{EXT} = 2 \times V_{CCO}$.
- (4) V_{CCI} is the supply voltage associated with the input port.
- (5) V_{CCO} is the supply voltage associated with the output port.
- (6) V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

www.3peak.com 15 / 26 CA20250302A0



Detailed Description

Overview

The TPT29606 is a 2-bit, I3C/I²C-bus and SPI voltage-level translator. It features automatic direction sensing and is suitable for traditional I²C-bus and SMBus applications, as well as 12.5 MHz I3C-bus applications and higher speed SPI applications.

The supply voltage range for V_{CCA} and V_{CCB} is 0.72 V to 1.98 V, with the requirement that V_{CCA} must be less than V_{CCB} . The OE input pin is referenced to V_{CCA} . The OE pin can withstand a voltage up to 1.98 V. Its control signal can be sourced from either V_{CCA} or V_{CCB} power domains. When the OE signal is at a low level, the device enters a high-impedance state.

Functional Block Diagram




Figure 4. Functional Block Diagram

Feature Description

Architecture

The TPT29606 architecture employs an N-channel pass-gate transistor for level translation, integrated with internal pull-up resistors and edge-rate acceleration circuitry. During low-level cycles, the N-channel pass-gate transistor is turned on, while during high-level cycles, it is turned off and the port voltage is pulled up to V_{CC} through an internal 10 k Ω resistor. The pull-up resistor is enabled only when both V_{CCA} and V_{CCB} are powered on, OE is high, and the bus is high. The edge-rate acceleration circuitry is implemented as a one-shot circuit. It speeds up the output slew rate, enabling high-speed communication. The TPT29606 achieves bidirectional signal transmission between Port A and Port B without requiring a direction-control signal. It is compatible with both open-drain and push-pull operations.

www.3peak.com 16 / 26 CA20250302A0



Power-up and Power-down

During operation of the TPT29606, V_{CCA} must be lower than V_{CCB} . The device has no power-up sequencing requirement. Either supply can be powered on first without damaging the device. When either V_{CCA} or V_{CCB} is disconnected, the chip disables all output ports and enters power-down mode.

Enable and Disable

The OE pin is used to enable or disable the device. When OE is driven low, the device enters a high-impedance state. The V_{IH} and V_{IL} thresholds of OE are referenced to V_{CCA} . The OE pin can withstand a voltage up to 1.98 V. Its control signal can be sourced from either V_{CCA} or V_{CCB} power domains. OE must not be left floating in any condition and must be kept low during power-up or power-down.

Input Driver Requirements

The continuous DC current sinking and sourcing capabilities of the TPT29606 are determined by the external system-level design, depending on the type of connected drivers (open-drain or push-pull). The high-bandwidth IO circuitry enables a fast change between input and output. It has a modest sourcing capability of hundreds of microamperes, as determined by the pull-up resistor. The signal fall time depends on the slew rate, output impedance, and capacitive load of the line.

www.3peak.com 17 / 26 CA20250302A0



Application and Implementation

Note

Information in the following application sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

Typical Application

The TPT29606 achieves bidirectional level translation between devices or systems operating at different supply voltages. It is suitable for I3C, I²C, and SPI applications. Typical application circuits are shown in Figure 5, Figure 6, and Figure 7.




Figure 5. I3C Typical Application Circuit




Figure 6. I²C Typical Application Circuit

www.3peak.com 18 / 26 CA20250302A0






Figure 7. SPI Typical Application Circuit

www.3peak.com 19 / 26 CA20250302A0



Layout

Layout Example

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change in the width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This change in width upsets the transmission line characteristics, especially the distributed capacitance and self-inductance of the trace, thus resulting in the reflection. Not all PCB traces can be straight, so they have to turn corners. Figure 8 shows progressively better techniques for rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.





Figure 8. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

Figure 9 illustrates an example of a PCB layout with the TPT29606. Some key considerations are:

- Decouple the V_{CC} pin with a 0.1-µF capacitor, and place as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the V_{CC} supply.
- · Keep the trace length as short as possible to avoid excessive loading.
- PCB signal trace lengths must be kept short enough so that the round-trip delay of any reflection is less than the one-shot duration, approximately 8 ns, ensuring that any reflection encounters low impedance at the source driver.








Figure 9. TPT29606 Layout Example

www.3peak.com 20 / 26 CA20250302A0



Tape and Reel Information






Order Number	Package	D1 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	W0 (mm)	Pin1 Quadrant
TPT29606-DFSRR	DFN1.4X1-8	180	13.1	1.15	1.6	0.5	4	8	Q1
TPT29606-T8TR	SOT23-8	178	13.1	3.3	3.2	1.4	4	8	Q3

www.3peak.com 21 / 26 CA20250302A0




Package Outline Dimensions

DFN1.4X1-8





SOT23-8





Order Information

Order Number	Operating Temperature Range	Package Marking Information MSL		Transport Media, Quantity	Eco Plan	
TPT29606-DFSRR	−40 °C to +125 °C	DFN1.4X1-8	606	MSL3	Tape and Reel,4000	Green
TPT29606-T8TR	−40 °C to +125 °C	SOT23-8	606	MSL3	Tape and Reel,3000	Green

Green: 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

www.3peak.com 24 / 26 CA20250302A0



IMPORTANT NOTICE AND DISCLAIMER

Copyright[©] 3PEAK 2012-2025. All rights reserved.

Trademarks. Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

Performance Information. Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

Disclaimer. 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.

www.3peak.com 25 / 26 CA20250302A0



This page intentionally left blank

www.3peak.com 26 / 26 CA20250302A0