

Features

- Wide Input Voltage Range
 - Normal Operation: 5 V to 75 V
 - Maximum: 100 V Transient
- External N-channel MOSFET Driver
 - Charge Pump with Integrated Capacitor
 - Gate Driver for External N-Channel MOSFET
 - 20-mV V_{SD} for Regulated Conduction Mode
 - 10-mV V_{SD} for Reverse Current Blocking
 - 1.9-A Sink Current to Turn-off NMOS
 - Dedicate OFF Pin for MOSFET Test Function
- Fast Reverse Current Blocking: 25 ns typical
- SOT23-6 Package

Applications

- Industry Control, Factory Automation
- Server, Network, and Enterprise Power Supply
- Active OR-ing for Redundant Power Supplies

Description

The TPS75R01A is an ideal diode controller that operates with an external N-channel MOSFET for reverse protection applications or redundant power supply applications. The forward voltage drop is controlled at as low as 20 mV, which can significantly reduce power loss to replace an ordinary Schottky Diode in power distribution networks.

The TPS75R01A supports a wide operating voltage range from 5 V to 75 V, with an absolute maximum rating of 100 V. The support for a transient 100-V input voltage is particularly suitable to meet the severe requirement in 48-V power supply systems.

The TPS75R01A integrates a charge pump to drive the external N-channel MOSFET. The device provides precise gate control to regulate the voltage drop between the source and drain at 20 mV. When it detects a reverse voltage of -10 mV from IN to OUT, the TPS75R01A turns off the external MOSFET within 25 ns typical to ensure no reverse current flows. The TPS75R01A also features a MOSFET test mode. It allows the MCU controller to test the shorted MOSFET.

The TPS75R01A provides a small SOT23-6 package, and it is qualified to operate within the junction temperature range from -40° C to $+125^{\circ}$ C.



Typical Application Circuit



Table of Contents

Applications	1
Description	1
Typical Application Circuit	1
Product Family Table	3
Revision History	3
Pin Configuration and Functions	4
Specifications	5
Absolute Maximum Ratings ^{(1) (2) (3)}	5
ESD, Electrostatic Discharge Protection	5
Recommended Operating Conditions	5
Thermal Information	5
Electrical Characteristics	6
Typical Performance Characteristics	8
Detailed Description	11
Overview	11
Functional Block Diagram	11
Feature Description	12
Application and Implementation	14
Application Information	14
Typical Application	14
Layout	15
Layout Guideline	15
Layout Example	15
Tape and Reel Information	16
Package Outline Dimensions	17
SOT23-6	17
Order Information	
IMPORTANT NOTICE AND DISCLAIMER	19



Product Family Table

Order Number Voltage Range (V)		Regulated Forward Voltage (mV)	Reverse Protection Threshold (mV)	Package	
TPS75R01A-S6TR-S	5 to 75	20	-10	SOT23-6	

Revision History

Date	Revision	Notes
2024-06-15	Rev.Pre.0	Preliminary datasheet.
2025-03-11	Rev.Pre.1	Updated the Electrical Characteristics table. Update Layout example.
2025-04-11	Rev.A.0	Initial release.



Pin Configuration and Functions



Table 1. Pin Functions: TPS75R01A

Pin No.	Pin Name	I/O	Description
5	GATE	0	Gate drive output pin. Connect this pin to the gate of the external N-channel MOSFET.
2	GND	-	Ground reference pin.
4	IN	I	Input supply voltage sense pin. Connect this pin to the source of the external N- channel MOSFET.
1	nFGD	0	External MOSFET test open-drain output pin. Combined with the OFF pin to achieve the MOSFET test function. When the OFF pin is logic high, an active low output of nFGD indicates the forward voltage from source to drain of the MOSFET is greater than 350 mV, and the MOSFET is not shorted. Left this pin open when the MOSFET test function is not used. Pull up this pin to a voltage below 5.5 V through an external resistor for the MOSFET test function.
3	OFF	I	External MOSFET test control pin. When the OFF pin is logic low or left open, the MOSFET test function is disabled. When the OFF pin is logic high, the GATE pin is pulled down and MOSFET is turned off, and the MOSFET test function is enabled.
6	OUT	I	Output voltage sense pin. Connect this pin to the drain of the external N-channel MOSFET.



Specifications

Absolute Maximum Ratings ⁽¹⁾ ⁽²⁾ ⁽³⁾

	Parameter	Min	Мах	Unit
IN, OUT		-0.3	100	V
GATE		-0.3	100	V
OFF		-0.3	7	V
nFGD			7	V
TJ	Junction Temperature Range	-40	150	°C
T _A	Ambient Temperature Range	-40	125	°C
T _{STG}	Storage Temperature Range	-65	150	°C
TL	Lead Temperature (Soldering 10 sec)		260	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

(2) All voltage values are with respect to GND.

(3) Not subject to production test, specified by design.

ESD, Electrostatic Discharge Protection

	Parameter	Condition	Minimum Level	Unit
НВМ	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001 (1)	±4	kV
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1.5	kV

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Recommended Operating Conditions

	Parameter	Min	Max	Unit
VIN	DC Power Supply Voltage	5	75	V
V _{OUT}	Output Voltage	5	75	V
Voff	OFF Control Voltage	0	5.5	V
V _{nFGD}	MOSFET Status Output	0	5.5	V
TJ	Junction Temperature Range	-40	125	°C

Thermal Information

Package Type	θ _{JA}	θ _{JB} θ _{JC,TOP}		Unit
SOT23-6	155	48	81	°C/W



Electrical Characteristics

All test conditions: $T_J = -40^{\circ}C$ to +125°C; typical values at $T_J = 25^{\circ}C$, $V_{IN} = 12$ V, $V_{OUT} = 12$ V, $V_{OFF} = 0$ V, $C_{GATE} = 47$ nF, over operating free-air temperature range, unless otherwise noted.

Parameter		Conditions	Min	Тур	Max	Unit
IN Pin						
V _{IN}	Supply Input Voltage		5		75	V
		$V_{IN} = 5 \text{ V}, V_{OUT} = V_{IN} - 100 \text{ mV},$ GATE = OPEN		287	390	μA
lin	Supply Input Current	$V_{IN} = 12 \text{ V}, V_{OUT} = V_{IN} - 100 \text{ mV},$ GATE = OPEN		412	525	μA
		$V_{IN} = 75 \text{ V}, V_{OUT} = V_{IN} - 100 \text{ mV},$ GATE = OPEN		415	525	μA
OUT Pin						
		V _{IN} = 5 V, V _{OUT} = V _{IN} - 100 mV		78	110	μA
I _{OUT}	OUT Pin Current	V_{IN} = 12 V, V_{OUT} = V_{IN} – 100 mV		90	120	μA
		V_{IN} = 75 V, V_{OUT} = V_{IN} – 100 mV		107	180	μA
Gate Pin						
I _{GATE,ON}	GATE Pin Source Current	$\label{eq:VIN} \begin{split} V_{\text{IN}} &= 5 \text{ V to } 75 \text{ V}, V_{\text{GATE}} = V_{\text{IN}}, \\ V_{\text{OUT}} &= V_{\text{IN}} - 175 \text{ mV} \end{split}$	20	32	40	μA
I _{GATE,OFF}	Gate Pin Sink Current	$V_{GATE} = V_{IN} + 3 V$, $V_{OUT} > V_{IN} + 100 mV$, t $\leq 10 ms$		1.9		А
	V _{GATE} – V _{IN} in Forward Operation	V _{IN} = 5 V, V _{GATE} = V _{IN} , V _{OUT} = V _{IN} - 175 mV	4	7.9	9	V
V _{GS} ⁽¹⁾		$V_{IN} = 12 \text{ V}, V_{GATE} = V_{IN}, V_{OUT} = V_{IN} - 175 \text{ mV}$	9	10.5	14	v
		$V_{\text{IN}} = 75 \text{ V}, V_{\text{GATE}} = V_{\text{IN}}, V_{\text{OUT}} = V_{\text{IN}} - 175 \text{ mV}$	9	10.5	14	v
Vsd,reg	Regulated Forward V _{SD} Threshold, V _{IN} > V _{OUT}	V _{IN} – V _{OUT}	13	23	33	mV
V _{SD,REV}	Reverse V _{SD} Threshold, V _{IN} < V _{OUT}	V _{IN} – V _{OUT}	-17	-9.2	-2	mV
$\Delta V_{\text{SD,REV}}$	Reverse V _{SD} Hysteresis			9.5		mV
	Gate Capacitance Discharge	C _{GATE} = 0		25	100	ns
IGATE,REV (2)	Time at Forward to Reverse	C _{GATE} = 10 nF		80		ns
	Transition	C _{GATE} = 47 nF		260	425	ns
t _{GATE,OFF} (2)	Gate Capacitance Discharge Time at OFF Pin Low to High Transition	C _{GATE} = 47 nF		450		ns
OFF Pin						



	Parameter	Conditions	Min	Тур	Max	Unit
V _{OFF,IH}	OFF Input High-Level Voltage	$V_{OUT} = V_{IN} - 500 \text{ mV}, V_{OFF}$ Rising		1.55	1.75	V
$V_{OFF,IL}$	OFF Input Low-Level Voltage	V _{OUT} = V _{IN} − 500 mV, V _{OFF} Falling	1.1	1.4		V
ΔV_{OFF}	OFF Threshold Voltage Hysteresis	Voff,ih - Voff,il		160		mV
IOFF	OFF Pin Internal Pulldown Current	V _{OFF} = 5 V		5	8	μA
nFGD Pin						
V _{SD,TEST}	FET Source-to-Drain Test Threshold Voltage, V _{IN} < V _{OUT}	V _{OFF} = 5 V, V _{OUT} = 12 V, V _{IN} Falling from 12 V		332	450	mV
$\Delta V_{SD,TEST}$	FET Source-to-Drain Test Threshold Voltage Hysteresis			85		mV
V _{OL,nFGD}	nFGD Output Low Voltage, nFGD Output = On	$V_{OFF} = 5 V$, $I_{nFGD} = 1 mA Sinking$		5	400	mV
I _{OL,nFGD}	nFGD Output Leakage Current, nFGD Output = Off	V _{OFF} = 0 V, V _{nFGD} = 5.5 V		0.001	1	μA

(1) Measurement of V_{GS} voltage (i.e., V_{GATE}- V_{IN}) includes 1 M Ω in parallel with C_{GATE}.

(2) Not subject to production test, specified by design.



Typical Performance Characteristics

All test conditions: T_A = 25°C, V_{IN} = 12 V, V_{OFF} = 0 V, over operating free-air temperature range (unless otherwise noted).













Detailed Description

Overview

The TPS75R01A is an ideal diode controller that operates with an external N-channel MOSFET for reverse protection applications or redundant power supply applications. The forward voltage drop is controlled at as low as 20 mV, which can significantly reduce power loss to replace an ordinary Schottky Diode in power distribution networks.

The TPS75R01A supports a wide operating voltage range from 5 V to 75 V, with an absolute maximum rating of 100 V. The support for a transient 100-V input voltage is particularly suitable to meet the severe requirement in 48-V power supply systems.

The TPS75R01A integrates a charge pump to drive the external N-channel MOSFET. The device provides precise gate control to regulate the voltage drop between the source and drain at 20 mV. When it detects a reverse voltage of -10 mV from IN to OUT, the TPS75R01A will turn off the external MOSFET within 450 ns maximum to ensure no reverse current flows. The TPS75R01A also features a MOSFET test mode. It allows the MCU controller to test the shorted MOSFET.

Functional Block Diagram



Figure 16. Functional Block Diagram



Feature Description

Input Power Supply Voltage (IN)

The TPS75R01A uses the IN pin to power up the internal circuitry with a supply voltage ranging from 5 V to 75 V. The maximum voltage range from IN to GND is 100 V.

In, Gate, and Out Pins

When power is first applied, the load current flows from source to drain through the MOSFET's body diode. The voltage across this diode is detected by the TPS75R01A's IN and OUT pins, and then the TPS75R01A starts charging the MOSFET gate via a 30 μ A (typical) charge pump current source. In normal operation, the MOSFET gate is charged until it's typically 10.5V above the IN pin. When the IN pin voltage is less than about 10V, the gate is charged to typically twice the IN pin voltage.

The TPS75R01A is designed to regulate the MOSFET gate-to-source voltage if the voltage across the MOSFET source and drain pins drops below the typical 20 mV $V_{SD(REG)}$ voltage.

When the MOSFET current drops to the extent that the voltage across the MOSFET is below the typical 20 mV $V_{SD(REG)}$ voltage regulation point, the GATE pin voltage is reduced until the voltage across the MOSFET is regulated at 20 mV. In case the drain-to-source voltage is higher than the VSD(REG) voltage, the gate-to-source voltage rises and eventually reaches the 10.5-V zener clamp level between the GATE and IN pins.

If the MOSFET current reverses, perhaps due to a failure of the input supply, and the voltage across the TPS75R01A IN and OUT pins becomes more negative than the typical -10 mV $V_{SD(REV)}$ voltage, the TPS75R01A promptly dischargse the MOSFET gate by means of a powerful GATE to IN pin discharge transistor.

When the input supply fails suddenly, like when it's directly shorted to the ground, a reverse current flows through the MOSFET temporarily until the gate is fully discharged. This reverse current comes from the output load capacitance and the parallel-connected supplies. The TPS75R01A typically responds to a voltage reversal condition within 25 ns. The actual time needed to turn off the MOSFET depends on the charge held by the gate capacitance of the MOSFET in use. For a MOSFET with an effective gate capacitance of 47 nF, it can typically be turned off in 260 ns. This fast turn-off time minimizes voltage disturbances at the output and reduces current transients from the redundant supplies.

Off Pin and nFGD Pin

The OFF pin serves as a logic level input pin, which is utilized for controlling the gate drive of the external MOSFET when in the FET Test Mode. Its maximum operating voltage is capped at 5.5V. The nFGD pin, on the other hand, is an open-drain output pin that can support a logic level voltage, and its maximum operating voltage is also 5.5 V.

When the OFF pin is at a high level, the MOSFET gets turned off regardless of the sensed IN and OUT voltages, and simultaneously, the FET Test Mode gets activated. In this mode, the load current flows through the body diode of the MOSFET. If the MOSFET is functioning normally via the body diode, the voltage difference between the IN pin and the OUT pin is around 700 mV. The FET test comparator of the TPS75R01A keeps an eye on the voltage difference between the IN and OUT pins, with a typical V_{SD(TST)} threshold of 332 mV. If the voltage difference between the IN pin and the OUT pin is larger than this threshold, the nFGD pin shifts to a low impedance state and its voltage becomes a logic low.

In the event that the MOSFET is shorted, the voltage difference between the IN pin and the OUT pin is less than the $V_{SD(TST)}$ threshold. Then, the nFGD pin stays in a high impedance state, and its pin voltage can be pulled high by an external pull-up resistor.

During normal operation, the OFF pin has to be pulled low or can be left open. In this situation, the GATE pin voltage relys on the forward or reverse voltage across the MOSFET from source to drain, as has been described before.

Typically, the OFF pin has an internal pull-down current of 5 µA. If the OFF function isn't needed, this pin can either be left open or connected to the ground.

When the OFF pin is at a low level, the nFGD pin always remains in a high impedance open state.



TPS75R01A

75-V High-Side Ideal Diode/OR-ing MOSFET Controller

There are several factors that can make the nFGD pin unable to show that the external MOSFET is operating normally. For example, when the TPS75R01A is employed to connect parallel and redundant power supplies, one of the connected supplies might keep the OUT pin voltage close enough to the IN pin voltage of the TPS75R01A so that the $V_{SD(TST)}$ threshold isn't exceeded. Moreover, when operating with a high output capacitance value and a low load current, it might take a considerable amount of time before the output capacitance is discharged to the point where the $V_{SD(TST)}$ threshold is surpassed and the nFGD pin switches to a low state.

Short Circuit Failure of an Input Supply

When there is an abrupt zero-ohm short circuit across the input supply, the highest possible reverse current flows as the internal control circuitry of the TPS75R01A discharges the gate of the MOSFET. During this period, the reverse current is restricted only by the on-resistance $R_{DS(ON)}$ of the MOSFET along with the parasitic resistances and inductances of the wiring. The worst-case instantaneous reverse current is limited in accordance with the following formula:

$$I_{D(REV)} = (V_{OUT} - V_{IN}) / R_{DS(ON)}$$

(1)

(2)

The internal Reverse Comparator responds and initiates the process of discharging the Gate when the reverse current reaches the level determined by this formula:

$$I_{D(REV)} = V_{SD(REV)} / R_{DS(ON)}$$

Once the MOSFET is finally turned off, the energy stored in the parasitic wiring inductances is transferred to the rest of the circuit. Consequently, the TPS75R01A IN pin experiences a negative voltage spike while the OUT pin has a positive voltage spike. To protect the IN pin, it can be diode-clamped to the ground in the negative direction. For the OUT pin, it can be safeguarded by using a transient voltage suppression (TVS) protection diode, a local bypass capacitor, or both. In low-voltage applications, the drain-to-source breakdown voltage rating of the MOSFET might be sufficient to protect the OUT pin. However, since most MOSFET datasheets don't specify the maximum breakdown rating clearly, this method should be employed with caution.

OFF Pin	Mode	FET Gate Drive	VIN - VOUT	FET Status	nFGD Pin Status	nFGD Pin Voltage
Low or Open	Normal Operation	Active	-	-	High Z	High
Llink	FET Test Off	0"	$> V_{SD(TST)}$	ОК	Low Z	Low
Hign		ΟΠ	$< V_{SD(TST)}$	Not OK	High Z	High

Table 2. FET Test Status Table



Application and Implementation

Information in the following application sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

Note

Application Information

The TPS75R01A is an ideal diode controller operating with an external N-channel MOSFET for reverse protection and redundant power supplies applications. The following Typical Application section shows a typical usage of the TPS75R01A.

Typical Application



Figure 17. Typical Application



Layout

Layout Guideline

- Connect the IN, GATE, and OUT pins of TPS75R01A close to the source, gate, and drain pins of the external N-channel MOSFET.
- Connect the GATE pin of TPS75R01A to the gate pin of the external N-channel MOSFET with short and wide traces to avoid turn-off delay due to the trace resistance.
- For the high current path through the external N-channel MOSFET, it is recommended to use wide trace lengths or thick copper weight to minimize I×R drop and heat dissipation.

Layout Example



Figure 18. Layout Example



Tape and Reel Information





Order Number	Package	D1 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	W0 (mm)	Pin1 Quadrant
TPS75R01A-S6TR-S	SOT23-6	180	12	3.3	3.2	1.4	4	8	Q3



Package Outline Dimensions

SOT23-6





Order Information

Order Number	Operating Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
TPS75R01A-S6TR-S	−40 to 150°C	SOT23-6	S7A	MSL2	Tape and Reel,3000	Green

Green: 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.



IMPORTANT NOTICE AND DISCLAIMER

Copyright[©] 3PEAK 2012-2025. All rights reserved.

Trademarks. Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

Performance Information. Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

Disclaimer. 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.



TPS75R01A

75-V High-Side Ideal Diode/OR-ing MOSFET Controller

This page intentionally left blank