

Features

- 3.5-V to 45-V Operating Range
- 3.0 V to 20 V when BIAS = VCC
- Low Shutdown Current (typical 2.1 μA)
- Low Operating Current (typical 540 μA)
- Programmable Switching Frequency Range from 100 kHz to 2.2 MHz
- 100-mV Low Current Limit Threshold
- Strong 1.5-A peak Standard MOSFET Driver
- Optional External Clock Synchronization
- ±1% Reference Voltage Accuracy
- · Power Good Indicator
- · Optional Hiccup Short-Circuit Protection
- Optional Spread-Spectrum to Reduce EMI
- Programmable Input Voltage UVLO
- · Adjustable Soft Start Time
- Available in DFN3x2-12 Package

Applications

- Multiple-output Flyback without Optocoupler
- LED Lighting Supply
- · Portable Speaker
- General Boost, SEPIC, Flyback Applications

Description

The TPQ5055x (TPQ5055, TPQ50551, TPQ50552, or TPQ50553) is a wide input range, non-synchronous boost controller that uses peak current mode control. The device can be used in boost, SEPIC, and flyback topologies.

The TPQ5055x can start up from a minimum voltage of 3.0 V if the BIAS pin is connected to the VCC pin. It can operate with the input supply voltage as low as 1.5 V if the BIAS pin exceeds 3.5 V.


The internal VCC regulator also supports the BIAS pin voltage up to 45 V. The switching frequency is programmable with an external resistor from 100 kHz to 2.2 MHz. Switching at 2.2 MHz minimizes allows for a small solution size and fast transient response.

The TPQ5055x features 1.5-A driver capability and a low 100-mV current limit threshold. The device also supports the use of an external VCC supply to improve efficiency. Low operating current and pulse-skipping operation improve efficiency at light loads.

The TPQ5055x has built-in protection features such as cycle-by-cycle current limit, overvoltage protection, input UVLO, and thermal shutdown. Hiccup mode overload protection is available in the TPQ50551 and the TPQ50553. The spread spectrum switching frequency dithering is available in the TPQ50552 and TPQ50553.

The TPQ5055x is available in a small size 3mm x 2mm DFN package.

Typical Application Circuit








Table of Contents

Features	1
Applications	1
Description	1
Typical Application Circuit	1
Product Family Table	3
Revision History	3
Pin Configuration and Functions	4
Specifications	6
Absolute Maximum Ratings ⁽¹⁾	6
ESD, Electrostatic Discharge Protection	6
Recommended Operating Conditions	6
Thermal Information	7
Electrical Characteristics	8
Typical Performance Characteristics	10
Detailed Description	14
Overview	14
Functional Block Diagram	14
Feature Description	15
Application and Implementation	24
Application Information	24
Typical Application	24
Application Examples	25
Layout	27
Layout Guideline	27
Layout Example	28
Tape and Reel Information	29
Package Outline Dimensions	30
DFN3X2-12	30
Order Information	31
IMPORTANT NOTICE AND DISCLAIMER	32



Product Family Table

Part Number	Hiccup Mode Protection	Spread Spectrum
TPQ5055	Disabled	Disabled
TPQ50551	Enabled	Disabled
TPQ50552 ⁽¹⁾	Disabled	Enabled
TPQ50553 ⁽¹⁾	Enabled	Enabled

⁽¹⁾ For future products, contact the 3PEAK factory for more information and samples.

Revision History

Date	Revision	Notes
2025-02-24	Rev.A.0	Initial release

www.3peak.com 3 / 32 EA20240701A0



Pin Configuration and Functions




Table 1. Pin Functions: TPQ5055

Pin No.	Pin Name	I/O	Description
1	BIAS	Р	Supply voltage input to the VCC regulator. Connect a bypass capacitor from this pin to PGND.
2	VCC	Р	Output of the internal VCC regulator and supply voltage input of the MOSFET driver. Connect a ceramic bypass capacitor from this pin to PGND.
3	GATE	0	N-channel MOSFET gate drive output. Connect directly to the gate of the N-channel MOSFET through a short, low inductance path.
4	PGND	GND	Power ground pin. Connect directly to the ground connection of the sense resistor through a low inductance wide and short path.
5	cs	I	Current sense input pin. Connect to the positive side of the current sense resistor through a short path.
6	COMP	0	Output of the internal transconductance error amplifier. Connect the loop compensation components between this pin and AGND.
7	AGND	GND	Analog ground pin. Connect to the analog ground plane through a wide and short path.
8	FB	I	Inverting input of the error amplifier. Connect a voltage divider from the output to this pin to set output voltage in boost/SEPIC topologies. Connect the low-side feedback resistor to AGND.
9	SS	I	Soft-start time programming pin. An external capacitor and an internal current source set the ramp rate of the internal error amplifier reference during soft start. Connect the ground connection of the capacitor to AGND.
10	RT	ı	Switching frequency setting pin. The switching frequency is programmed by a single resistor between RT and AGND.

www.3peak.com 4 / 32 EA20240701A0



11	PGOOD	0	Power-good indicator. An open-drain output that goes low if FB is below the under-voltage threshold. Connect a pull-up resistor to the system voltage rail.
12	EN/UVLO/ SYNC	I	Undervoltage lockout programming pin. The converter start-up and shutdown levels can be programmed by connecting this pin to the supply voltage through a resistor divider. The internal clock can be synchronized to an external clock by applying a negative pulse signal into the EN/UVLO/SYNC pin. This pin must not be left floating. Connect to BIAS pin if not used. Connect the low-side UVLO resistor to AGND.
	E-PAD		The underneath exposed pad for thermal enhancement. Connect the E-PAD to the ground plane for better thermal performance of the device.

www.3peak.com 5 / 32 EA20240701A0



Specifications

Absolute Maximum Ratings (1)

	Parameter	Min	Max	Unit
	BIAS	-0.3	50	V
	EN/UVLO/SYNC	-0.3	BIAS+0.2	V
	SS, RT, FB, COMP	-0.3	5.5	V
	CS (DC)	-0.3	0.3	V
Voltage range	CS (100-ns transient)	-1		V
at terminals	CS (20-ns transient)	-2		V
(Refer to	PGND	-0.3	0.3	V
AGND)	VCC	-0.3	22 (2)	V
	GATE (DC)	-0.3		V
	GATE (100-ns transient)	-1		V
	GATE (20-ns transient)	-2		V
	PGOOD	-0.3	18	V
TJ	Maximum Junction Temperature	-40	150	°C
T _A	Operating Temperature Range	-40	125	°C
T _{STG}	Storage Temperature Range	-65	150	°C
TL	Lead Temperature (Soldering 10 sec)		260	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

ESD, Electrostatic Discharge Protection

Parameter		Condition	Minimum Level	Unit
V_{HBM}	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
V _{CDM}	Charged Device Model ESD	ANSE/ESDA/JEDEC JS-002 ⁽²⁾	±750	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

Recommended Operating Conditions

	Parameter	Min	Тур	Max	Unit
V _{BIAS}	Bias Input	3.0		45	V
Vcc	VCC Voltage	3.0		20	V
Vuvlo	UVLO Input	0		45	V
V _{FB}	FB Input	0		5.0	V

www.3peak.com 6 / 32 EA20240701A0

^{(2) 22}V or V_{BIAS} + 0.3 V whichever is lower.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



	Parameter		Тур	Max	Unit
f _{SW}	Typical Switching Frequency	100		2200	kHz
f _{SYNC}	Synchronization Pulse Frequency	100		2200	kHz
TJ	Junction Temperature Range	-40		125	°C

Thermal Information

Package Type	θJA	θЈВ	θυς	Unit
QFN3X2-12	63.6	29.4	59.8	°C/W

www.3peak.com 7 / 32 EA20240701A0



Electrical Characteristics

All test conditions: V_{BIAS} = 12 V, R_T = 9.09 k Ω , T_J = -40°C to 125°C, unless otherwise noted. Typical values are at T_J = 25°C.

	Parameter	Conditions	Min	Тур	Max	Unit
Supply Cu	rrent					
I _{SHUTDOWN(}	BIAS Shutdown Current	V _{BIAS} = 12 V, V _{UVLO} = 0 V		2.1	5	μA
I _{OPERATING} (BIAS Operating Current	V_{BIAS} = 12 V, V_{UVLO} = 2.0 V, V_{FB} = V_{REF} , RT = 220 k Ω		540	700	μA
VCC Regu	lation					
.,	V00 D 1 1	V _{BIAS} = 8 V, No load	6.5	6.85	7	V
Vvcc-reg	VCC Regulation	V _{BIAS} = 8 V, I _{CC} = 35 mA	6.5			V
V _{CC} -	VCC UVLO Threshold	V _{CC} rising	2.80	2.89	2.95	V
V _{CC_UVLO_}	VCC UVLO Hysteresis	Vcc falling		0.075		V
I _{CC_CL}	VCC Sourcing Current Limit	V _{BIAS} =10 V, V _{CC} = 5 V	60	90		mA
Enable						
V _{EN_R}	Enable Threshold	EN rising	0.7	0.9	1.1	V
V _{EN_F}	Enable Threshold	EN falling	0.55	0.8	1	V
V _{EN_HYS}	Enable Hysteresis			0.1		V
UVLO/SYN	ic					
V_{UVLO_R}	UVLO/SYNC Threshold	UVLO rising	1.41	1.48	1.56	V
$V_{UVLO_{F}}$	UVLO/SYNC Threshold	UVLO falling	1.36	1.44	1.51	V
V _{UVLO_HYS}	UVLO/SYNC Threshold Hysteresis	UVLO falling		0.04		V
I _{UVLO}	UVLO Hysteresis Current	V _{UVLO} = 1.6 V	4.5	5	5.5	μA
SOFT STA	RT					
I _{SS}	Soft-start Current		8	10	12	μA
R _{SS_PD}	SS Pulldown Switch R _{DSON}			23		Ω
Pulse Wid	th Modulation					
	Outtable of France	RT = 220 kΩ	85	100	115	kHz
f _{SW}	Switching Frequency	RT = 9.09 kΩ	1900	2100	2300	kHz
ton(MIN)	Minimum on Time	RT = 9.09 kΩ		50		ns
D	Maximum Duty Cycle Limit	RT = 9.09 kΩ	81%	89%	97%	
D_{MAX}	Maximum Duty Cycle Limit	RT = 220 kΩ	92%	95%	98%	
V _{RT}	RT Regulation Voltage		0.4	0.5	0.6	V
Current Se	ense					

www.3peak.com 8 / 32 EA20240701A0




	Parameter	Conditions	Min	Тур	Max	Unit
I _{SLOPE}	Peak Slope Compensation Current	R _T = 220 kΩ	22.5	30	37.5	μA
V _{CLTH}	Current Limit Threshold (CS-PGND)		93	100	107	mV
Hiccup M	ode Protection (TPQ50551, TPQ50	0553)				
T _{HIC}	Hiccup Enable Cycles			64		Cycles
T _{HIC_RST}	Hiccup Timer Reset Cycles			8		Cycles
Error Am	plifier					
V _{REF}	FB Reference		0.99	1	1.01	V
Gm	Transconductance			1.7		mA/V
Isourcing	COMP Sourcing Current	V _{COMP} = 1.2 V	155			μA
V _{CLAMP_H}	COMP Clamp Voltage	COMP rising (V _{UVLO} = 2.0 V)	1.6	1.77	2.0	V
V _{CLAMP_L}	COMP Clamp Voltage	COMP falling		0.89	0.95	V
OVP						
V _{OVTH}	Overvoltage Threshold	FB rising (reference to V _{REF})	107%	110%	113%	V _{REF}
V _{OVTL}	Overvoltage Threshold	FB falling (reference to V _{REF})		105%		V _{REF}
PGOOD						
R _{PG_PD}	PGOOD Pulldown Switch R _{DSON}	1-mA sinking		81		Ω
V _{UVTH}	Undervoltage Threshold	FB falling (reference to V _{REF})	87%	90%	93%	V _{REF}
Vuvtl	Undervoltage Threshold	FB rising (reference to V _{REF})		95%		V _{REF}
MOSFET	Driver					
V _{OH_DP}	High-state Voltage Drop	100-mA sourcing		0.26		V
V _{OL_DP}	Low-state Voltage Drop	100-mA sinking		0.16		V
Thermal F	Protection					
T _{SD}	Thermal Shutdown Protection Threshold	T _J rising		175		°C
T _{SD_HYS}	Thermal Shutdown Hysteresis	T _J falling below T _{SD}		15		°C

www.3peak.com 9 / 32 EA20240701A0




Typical Performance Characteristics

All test conditions: $V_{BIAS} = 12 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$, unless otherwise noted.




www.3peak.com 10 / 32 EA20240701A0






www.3peak.com 11 / 32 EA20240701A0





www.3peak.com 12 / 32 EA20240701A0





www.3peak.com 13 / 32 EA20240701A0



Detailed Description

Overview

The TPQ5055x device is a 45-V wide input voltage, non-synchronous boost controller. The device uses a peak current control scheme with fast line transient and load transient response. The device can be used in boost, SEPIC, and flyback topologies.

The input power supply of the TPQ5055x can be down to 3.0 V if the BIAS pin is connected to the VCC pin. The input supply voltage for the power stage can be as low as 1.5 V if the BIAS pin is supplied by a voltage higher than 3.5 V. The internal linear regulator also supports the BIAS pin operation up to 45 V. The switching frequency is dynamically programmable with an external resistor from 100 kHz to 2.2 MHz. Switching at 2.2 MHz allows for a small solution size and fast transient response.

The device features a 1.5-A standard MOSFET driver and a low 100-mV current limit threshold. The device also supports using an external VCC supply to improve efficiency. Low operating current and pulse skipping operation improve efficiency at light loads.

The device has built-in protection features such as cycle-by-cycle current limit, overvoltage protection, input voltage UVLO, and thermal shutdown. Hiccup mode overload protection is available in the TPQ50551 and TPQ50553. The spread spectrum switching frequency dithering is available in the TPQ50552 and TPQ50553.

Additional features include low shutdown quiescent current, programmable soft start time, programmable slope compensation, precision reference, power good indicator, and external clock synchronization.

Functional Block Diagram




Figure 24. Functional Block Diagram

www.3peak.com 14 / 32 EA20240701A0



Feature Description

Enable and Programmable Input Undervoltage Lockout

The TPQ5055x has a dual function enable and input undervoltage lockout (UVLO) circuit. During power-on, when the BIAS pin voltage is higher than 3.0 V and the voltage at the EN/UVLO/SYNC pin is between the enable threshold (V_{EN}) and the UVLO threshold (V_{UVLO}) for more than 1.5 µs, the device starts up and an internal configuration starts. The device typically requires 65 µs for internal start-up and then goes into standby mode. In standby mode, the VCC regulator and the RT regulator are active, the SS pin is grounded, and there is no switching at the SW pin.

When the EN/UVLO/SYNC pin voltage continues to go up above the UVLO rising threshold, the device enters run mode. In run mode, a soft-start sequence starts when the VCC voltage is higher than the VCC UVLO threshold (V_{CC-UVLO}). The UVLO threshold has a 40-mV hysteresis and an additional 5-µA current source is switched on or off at the EN/UVLO/SYNC pin to make a desired hysteresis for input voltage. When the EN/UVLO/SYNC pin voltage exceeds the UVLO rising threshold, the current source is enabled to quickly raise the voltage at the EN/UVLO/SYNC pin. When the EN/UVLO/SYNC pin voltage falls below the UVLO falling threshold, the current source is disabled, causing the voltage at the EN/UVLO/SYNC pin to fall quickly. When the UVLO pin voltage is less than the enable threshold (V_{EN}), the device enters shutdown mode after a 40-µs (typical) delay with all functions disabled.




Figure 25. Input UVLO Threshold Setting

The external UVLO resistor divider must be designed so that the voltage at the EN/UVLO/SYNV pin is higher than 1.5 V (typical) when the input voltage is in the desired operating range. The values of two resistors, Ruylo T and Ruylo B can be calculated as shown in Equation 1 and Equation 2.

$$R_{UVLO_T} = \frac{V_{IN_ON} \times \frac{V_{ULVO_F}}{V_{ULVO_R}} - V_{IN_OFF}}{I_{UVLO}}$$

$$R_{UVLO_B} = \frac{V_{UVLO_R} \times R_{UVLO_T}}{V_{IN_ON} - V_{UVLO_R}}$$
(1)

$$R_{UVLO_B} = \frac{V_{UVLO_R} \times R_{UVLO_T}}{V_{IN_ON} - V_{UVLO_R}}$$
(2)

Where

- V_{IN ON} is the desired start-up voltage of the converter.
- V_{IN OFF} is the desired turnoff voltage of the converter.

EA20240701A0 www.3peak.com 15 / 32



A UVLO glitch filtering capacitor (C_{UVLO}) is required in case the input voltage drops below the V_{IN_OFF} momentarily during the start-up or a severe load transient at the low input voltage. The UVLO filtering capacitor should be less than 1nF to allow the voltage at the UVLO pin to be quickly raised when the 5- μ A hysteresis current turns on.

Do not leave the EN/UVLO/SYNC pin floating. Connect it to the BIAS pin if not used.

High Voltage VCC Regulator

The TPQ5055x has an internal wide input linear regulator sourced from the BIAS pin. The BIAS pin can be connected directly to supply voltages from 3.0 V to 45 V.

The linear regulator turns on when the device is enabled. When the BIAS pin voltage is below the VCC regulation target, the VCC output tracks the BIAS pin voltage with a small dropout voltage. When the BIAS pin voltage is higher than 6.85 V, the VCC regulator provides a 6.85-V supply for the device and the internal N-channel MOSFET driver.

The VCC regulator sources current into the capacitor connected to the VCC pin with a minimum of 60-mA capability. The recommended VCC capacitor value is from 1 μ F to 4.7 μ F.

The device supports a wide input range from 3.5 V to 45 V in normal configuration. By connecting the BIAS pin directly to the VCC pin, the device supports inputs from 3.0 V to 20 V. This configuration is recommended when the device starts up from a 1-cell battery.

The minimum supply voltage after start-up can be further decreased by supplying the BIAS pin from the boost converter output or from an external power supply as shown in Figure 26.




Figure 26. Decreasing the Minimum Operating Voltage after Start-up

In flyback topology, the internal power dissipation of the device can be decreased by supplying the VCC using an additional transformer winding. In this configuration, the external VCC supply voltage must be higher than the VCC regulation target (V_{CC-REG}), and the BIAS pin voltage must be higher than the VCC voltage because the VCC regulator includes a diode between VCC and BIAS.

If the voltage of the external VCC bias supply is higher than the BIAS pin voltage, use an external blocking diode from the input power supply to the BIAS pin to prevent the external bias supply from passing current to the boost input supply through V_{CC} .

Soft Start

The soft-start feature helps the converter gradually reach the steady state operating point, thus reducing start-up stresses and surges. The device regulates the FB pin to the SS pin voltage or the internal reference, whichever is lower.

At start-up, the internal 10- μ A soft-start current source (Iss) turns on 50 μ s after the V_{CC} voltage exceeds the 2.85-V_{CC} UV threshold, or if the V_{CC} voltage is higher than 4.5 V, whichever comes first. The soft-start current gradually increases the voltage on an external soft-start capacitor connected to the SS pin. This results in a gradual rise of the output voltage. The

www.3peak.com 16 / 32 EA20240701A0



SS pin is pulled down to the ground by an internal switch when the V_{CC} is less than the V_{CC} UVLO threshold, the UVLO pin voltage is less than the UVLO threshold, during hiccup mode off-time or thermal shutdown.

In boost topology, the soft-start time (t_{SS}) varies with the input supply voltage. The soft-start time in boost topology is calculated as shown in Equation 3.

$$t_{SS} = \frac{C_{SS}}{I_{SS}} \times \left(1 - \frac{V_{IN}}{V_{OUT}}\right) \times V_{REF}$$
 (3)

In the SEPIC topology, the soft-start time (tss) is calculated as shown in Equation 4.

$$t_{SS} = \frac{C_{SS}}{I_{SS}} \times V_{REF} \tag{4}$$

It is recommended to choose a soft-start time long enough so that the converter can start up without going into an overcurrent state.

In the primary side flyback topology, a PNP transistor can be used by connecting the base to the SS pin and emitter to the COMP pin to achieve a soft start. Figure 27 shows the implementation.




Figure 27. Soft Start Configuration in Primary Side Flyback Topology

In secondary side flyback topology, the soft start is implemented by an external RC circuit as shown in Figure 28.

www.3peak.com 17 / 32 EA20240701A0






Figure 28. Soft Start Configuration in Secondary Side Flyback Topology

Switching Frequency

The switching frequency of the device can be set by a single R_T resistor connected between the R_T and the AGND pins. The resistor value R_T to set the switching frequency (f_{SW}) is calculated in Equation 5.

$$R_{T} = \frac{2.29 \times 10^{10}}{f_{SW(TYPICAL)}} - 1750 \tag{5}$$

The RT pin is regulated to 0.5 V by the internal RT regulator when the device is enabled.

Dual Triangle Spread Spectrum (TPQ50552 and TP50553 Only)

The TPQ50552 and TPQ50553 provide a digital spread spectrum that reduces the EMI of the power supply over a wide frequency range. The internal modulator dithers the internal clock. When an external synchronization clock is applied to the EN/UVLO/SYNC pin, the internal spread spectrum is disabled. The dual Triangle spread spectrum combines a low-frequency triangular modulation profile with a high-frequency triangular modulation profile. The low-frequency triangular modulation improves performance in lower radio frequency bands (for example, AM band), while the high-frequency triangular modulation improves performance in higher radio frequency bands (for example, FM band). In addition, the frequency of the triangular modulation is further modulated to reduce the likelihood of any audible tones. To minimize output voltage ripple caused by the spread spectrum, the duty cycle is modified on a cycle-by-cycle basis to maintain a nearly constant duty cycle when dithering is enabled (see Figure 29.)

www.3peak.com 18 / 32 EA20240701A0






Figure 29. Dual Tri-angular Switching Frequency Dithering

Clock Synchronization

The switching frequency of the device can be synchronized to an external clock by feeding the clock into the EN/UVLO/SYNC pin. The internal clock of the device is synchronized at the falling edge but ignores the falling edge input during the forced off-time which is determined by the maximum duty cycle limit. The external synchronization clock must pull down the EN/UVLO/SYNC pin voltage below 1.45 V (typical). The duty cycle of the pulldown pulse is not limited, but the minimum pulldown pulse width must be greater than 150 ns, and the minimum pull-up pulse width must be greater than 250 ns.

When the input UVLO function is not required, the external synchronization clock can connect to the EN/UVLO/SYNC pin directly. in this configuration, it is recommended to apply the external clock pulses after the VIN is supplied. By limiting the current flowing into the EN/UVLO/SYNC pin below 1 mA using a current-limiting resistor, the external clock pulses can be supplied before the VIN power is supplied

When the input UVLO is also required with an external resistor divider connected, Figure 30 shows an implementation of the enable function and the external clock synchronization with the programmable UVLO function. The EN/UVLO/SYNC pin is pulled down by a discrete MOSFET or an open-drain output of an MCU. In this configuration, the device stops switching immediately after the EN/UVLO/SYNC pin is grounded, and the device shuts down in 35 µs (typical) after the EN/UVLO/SYNC pin is grounded.




Figure 30. Enable and External Clock Synchronization with Input UVLO Function

The external clock frequency (f_{SYNC}) must be within +25% and -30% of the setting switching frequency $f_{RT(TYPICAL)}$. Because the maximum duty cycle limit and the peak current limit are affected by the clock synchronization, take extra care when using the clock synchronization function.

www.3peak.com 19 / 32 EA20240701A0



Current Sense and Slope Compensation

The device has a low-side current sense and provides both fixed and optional programmable slope compensation ramps, which help to prevent subharmonic oscillation at high-duty cycles. Both fixed and programmable slope compensation ramps are added to the sensed inductor current input for the PWM operation, but only the programmable slope compensation ramp is added to the sensed inductor current input for the current limit comparator (see Figure 31). For an accurate peak current limit operation over the input supply voltage, 3PEAK recommends using only the fixed slope compensation (see Figure 5).




Figure 31. Current Sensing and Slope Compensation

The device can generate the programmable slope compensation ramp using an external slope resistor (R_{SL}) and a sawtooth current source with a slope of 30 μ A × f_{SW} . This current flows out of the CS pin.




Figure 32. Slope Compensation Ramp at PWM Comparator Input




Figure 33. Slope Compensation Ramp at Current Limit Comparator Input

The slope current sourcing from the CS pin is shown by Equation 6. The internal fixed slope compensation voltage V_{SLOPE} is shown by Equation 7.

www.3peak.com 20 / 32 EA20240701A0



$$I_{SLOPE} = 30\mu A$$
 (6)

$$V_{SLOPE} = 40 \text{mV}$$
 (7)

According to peak current mode control theory, the slope of the compensation ramp must be greater than half of the sensed inductor current falling slope to prevent subharmonic oscillation at the high duty cycle. Therefore, the minimum amount of slope compensation in boost topology should satisfy the following inequality:

$$0.5 \times \frac{(V_{LOAD} + V_F) - V_{IN}}{L} \times R_S \times Margin < 40 \text{mV} \times f_{SW}$$
 (8)

where

- V_F is the forward voltage drop of D1, the external diode.
- Rs is the value of the low-side current sensing resistor

The recommended value for the margin to cover non-ideal factors is 1.2. If required, R_{SL} can be added to further increase the slope of the compensation ramp. Typically 82% of the sensed inductor current falling slope is known as an optimal amount of the slope compensation. The R_{SL} value to achieve 82% of the sensed inductor current falling slope is calculated as shown in Equation 9.

$$0.82 \times \frac{(V_{OUT} + V_F) - V_{IN}}{I} \times R_S = (30\mu A \times R_{SL} + 40mV) \times f_{SW}$$
 (9)

If clock synchronization is not used, the f_{SW} frequency equals the f_{RT} frequency. If clock synchronization is used, the f_{SW} frequency equals the f_{SYNC} frequency. The maximum value for the R_{SL} resistance is 2 k Ω .

Current Limit and Minimum On-time

The device provides cycle-by-cycle peak current limit protection that turns off the MOSFET when the sum of the inductor current and the programmable slope compensation ramp reaches the current limit threshold (V_{CLTH}). The peak inductor current limit (I_{PEAK CL}) in steady state is calculated as shown in Equation 10.

$$I_{PEAK_CL} = \frac{V_{CLTH} - (30\mu A \times D + 10\mu A) \times R_{SL}}{R_{S}}$$
(10)

The practical duty cycle is greater than the estimated due to voltage drops across the MOSFET and sense resistor. The estimated duty cycle is calculated as shown in Equation 11.

$$D = 1 - \frac{V_{IN}}{V_{OUT} + V_F} \tag{11}$$

Boost converters have a natural pass-through path from the supply to the load through the high-side power diode (D1). Because of this path and the minimum on-time limitation of the device, boost converters cannot provide current limit protection when the output voltage is close to or less than the input supply voltage. The minimum on-time is shown in Figure 12 and is calculated as Equation 12.

$$t_{ON(MIN)} \approx \frac{800 \times 10^{-15}}{\frac{1}{8 \times R_T} + 4 \times 10^{-6}}$$
 (12)

If required, a small external RC filter (R_F , C_F) at the CS pin can be added to overcome the large leading-edge spike of the current sense signal. Select an R_F value in the range of 10 Ω to 200 Ω and a C_F value in the range of 100 pF to 2 nF. Because of the effect of this RC filter, the peak current limit is not valid when the on-time is less than 2 × R_F × C_F . To fully discharge the C_F during the off-time, the RC time constant should satisfy the following inequality.

$$3 \times R_F \times C_F < \frac{1 - D}{f_{SW}} \tag{13}$$

www.3peak.com 21 / 32 EA20240701A0



Feedback and Error Amplifier

The feedback resistor divider is connected to an internal transconductance error amplifier which features high output resistance ($R_0 = 10 \text{ M}\Omega$) and wide bandwidth (BW = 7 MHz). The internal transconductance error amplifier sources current which is proportional to the difference between the FB pin and the SS pin voltage or the internal reference, whichever is lower. The internal transconductance error amplifier provides symmetrical sourcing and sinking capability during normal operation and reduces its sinking capability when the FB voltage is higher than the OVP threshold.

To set the output regulation target, select the feedback resistor values as shown in Equation 14.

$$V_{OUT} = V_{REF} \times \left(\frac{R_{FBT}}{R_{FBB}} + 1\right)$$
 (14)

The output of the error amplifier is connected to the COMP pin, allowing the use of a Type 2 loop compensation network. R_{COMP}, C_{COMP}, and optional C_{HF} loop compensation components configure the error amplifier gain and phase characteristics to achieve a stable loop response. The absolute maximum voltage rating of the FB pin is 5.5 V. If necessary, the feedback resistor divider input can be clamped with an external zener diode.

The COMP pin features internal clamps. The maximum COMP clamp limits the maximum COMP pin voltage below its absolute maximum rating even in shutdown. The minimum COMP clamp limits the minimum COMP pin voltage to start switching as soon as possible during no load to heavy load transition. The minimum COMP clamp is disabled when the FB pin is connected to the ground in a flyback topology.

Power Good Indicator

The device has a power-good indicator (PGOOD) to simplify sequencing and supervision. The PGOOD switches to a high impedance open-drain state when the FB pin voltage is higher than the feedback undervoltage threshold (V_{UVTH}), the V_{CC} is higher than the V_{CC} UVLO threshold and the EN/UVLO/SYNC voltage is higher than the EN threshold. A 25- μ s deglitch filter prevents any false pulldown of the PGOOD due to transients. The recommended minimum pullup resistor value is 10 k Ω .

Due to the internal diode path from the PGOOD pin to the BIAS pin, the PGOOD pin voltage cannot be higher than V_{BIAS} + 0.3 V.

Hiccup Mode Overload Protection (TPQ50551 and TP50553 Only)

To further protect the converter during prolonged current limit conditions, the TPQ50551 and TPQ50553 provide a hiccup mode overload protection. The internal hiccup mode fault timer of the device counts the PWM clock cycles when the cycle-by-cycle current limiting occurs. When the hiccup mode fault timer detects 64 cycles of current limiting, an internal hiccup mode off timer forces the device to stop switching and pulls down the SS pin. Then, the device will restart after 32768 cycles of hiccup mode off-time. The 64-cycle hiccup mode fault timer is reset if eight consecutive switching cycles occur without exceeding the current limit threshold. The soft-start time must be long enough not to trigger the hiccup mode protection during the soft-start time because the hiccup mode fault timer is enabled during the soft start.

To avoid an unexpected hiccup mode operation during a harsh load transient condition, it is recommended to have more margin when programming the peak-current limit.

Maximum Duty Cycle Limit and Minimum Input Supply Voltage

When designing boost converters, the maximum duty cycle should be reviewed at the minimum supply voltage. The minimum input supply voltage that can achieve the target output voltage is limited by the maximum duty cycle limit, and it can be estimated as follows.

$$V_{\text{IN(MIN)}} \approx (V_{\text{OLIT}} + V_{\text{F}}) \times (1 - D_{\text{MAX}}) + I_{\text{IN(MAX)}} \times (R_{\text{DCR}} + (R_{\text{DS(ON)}} + R_{\text{S}}) \times D_{\text{MAX}})$$
(15)

where

 $I_{\text{IN(MAX)}}$ is the maximum input current.

R_{DCR} is the DC resistance of the inductor.

www.3peak.com 22 / 32 EA20240701A0



R_{DS(ON)} is the on-resistance of the MOSFET.

D_{MAX} is the maximum duty cycle, which is 90%.

The minimum input voltage can be lower at the low switching frequency as the maximum duty cycle increases. Refer to Figure 16 for the maximum duty cycle at the different switching frequencies.

MOSFET Driver

The device provides an N-channel MOSFET driver that can source or sink a peak current of 1.5 A. The peak sourcing current is larger when supplying an external VCC that is higher than the 6.85-V VCC regulation target. During start-up, especially when the input voltage range is below the VCC regulation target, the VCC voltage must be sufficient to completely enhance the MOSFET. If the MOSFET drive voltage is lower than the MOSFET gate plateau voltage during start-up, the boost converter may not start up properly and it can stick at the maximum duty cycle in a high-power dissipation state. This condition can be avoided by selecting a lower threshold N-channel MOSFET switch and setting the V_{SUPPLY(ON)} greater than 6 to 7 V. Since the internal VCC regulator has a limited sourcing capability, the MOSFET gate charge should satisfy the following inequality.

$$Q_{G@VCC} \times f_{SW} < 60 \text{mA}$$
 (16)

An internal 1-M Ω resistor is connected between the GATE pin and the PGND pin to prevent a false turn-on during shutdown. In boost topology, a switch node dV/dT must be limited during the 65- μ s internal start-up delay to avoid a false turn-on, which is caused by the coupling through C_{DG} parasitic capacitance of the MOSFET.

Overvoltage Protection

The device has over-voltage protection (OVP) for the output voltage. OVP is sensed at the FB pin. If the voltage at the FB pin rises above the overvoltage threshold (V_{OVTH}), OVP is triggered, and switching stops. During OVP, the internal error amplifier is operational, but the maximum source and sink capability is decreased to 40 μ A.

Thermal Shutdown

An internal thermal shutdown disables switching and pulls down the SS when the junction temperature exceeds the thermal shutdown threshold (T_{SD}). After the temperature is decreased by 15°C, the device performs a soft start.

www.3peak.com 23 / 32 EA20240701A0



Application and Implementation

Note

Information in the following application sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

Application Information

The TPQ5055x is a wide input range, non-synchronous boost controller that uses peak current mode control. The device can be used in boost, SEPIC, and flyback topologies.

Typical Application

Figure 34 shows a typical circuit for a 12 V to 24 V boost converter.




Figure 34. TPQ5055 12-V to 24-V Boost Converter Application Circuit

Inductor Selection

When selecting the inductor, consider three key parameters: inductor current ripple ratio (RR), falling slope of the inductor current, and right half-plane zero frequency (f_{RHP}).

The inductor current ripple ratio is selected to have a balance between core loss and copper loss. The falling slope of the inductor current must be low enough to prevent subharmonic oscillation at high duty cycle (additional RSL resistor is required if not). Higher f_{RHP} (= lower inductance) allows a higher crossover frequency and is always preferred when using a small value output capacitor. However, lower inductance means a higher inductor current ripple had a higher falling slope.

To balance the current ripple, right half-plane zero, and inductor falling slope, the inductance value can be selected to set the inductor current ripple between 30% and 70% of the average inductor current.

www.3peak.com 24 / 32 EA20240701A0



Output Capacitor

There are a few ways to select the proper value of the output capacitor (C_{OUT}). The output capacitor value can be selected based on output voltage ripple, output overshoot, or undershoot due to load transient.

The ripple current rating of the output capacitors must be enough to handle the output ripple current. By using multiple output capacitors, the ripple current can be split. In practice, ceramic capacitors are placed closer to the diode and the MOSFET than the bulk aluminum capacitors to absorb the majority of the ripple current.

Input Capacitor

The input capacitors decrease the input voltage ripple. The required input capacitor value is a function of the impedance of the source power supply. More input capacitors are required if the impedance of the source power supply is not low enough.

MOSFET Selection

The MOSFET gate driver of the device is sourced from the VCC. The maximum gate charge is limited by the 35-mA VCC sourcing current limit.

A leadless package is preferred for high switching-frequency designs. The MOSFET gate capacitance should be small enough so that the gate voltage is fully discharged during the off-time.

Diode Selection

A Schottky is the preferred type for a D1 diode due to its low forward voltage drop and small reverse recovery charge. Low reverse leakage current is an important parameter when selecting the Schottky diode. The diode must be rated to handle the maximum output voltage plus any switching node ringing. Also, it must be able to handle the average output current.

Application Examples

Low-cost LED Driver

Figure 35 is the high-voltage LED driver application. The resistor R_S is to set the LED current. The voltage drop V_S across the R_S can be set by the resistor dividers R1 and R2. Normally the V_S is set to below 0.2 V to minimize the power dissipation on the R_S . The Zener diode DZ is to clamp the output voltage when the LED string open fault condition happens.




Figure 35. Low-Cost LED Driver Application Circuit

SEPIC Application

www.3peak.com 25 / 32 EA20240701A0






Figure 36. Typical SEPIC Application Circuit

Isolated Flyback Application




Figure 37. Secondary-Side Regulated Isolated Flyback Application Circuit

www.3peak.com 26 / 32 EA20240701A0



Layout

Layout Guideline

The performance of switching converters heavily depends on the quality of the PCB layout. The following guidelines will help users design a PCB with the best power conversion performance, and thermal performance, and minimize generation of unwanted EMI.

- Put the MOSFET Q1, diode D1, and current sense resistor Rs on the board first.
- Use a small-size ceramic capacitor for output capacitor C_{OUT}.
- Make the switching loop (Cout to D1 to Q1 to Rs to Cout) as small as possible.
- Leave a copper area near the D1 diode for thermal dissipation.
- Put the device near the Rs resistor.
- Put the C_{VCC} capacitor as near the device as possible between the VCC and PGND pins.
- · Use a wide and short trace to connect the PGND pin directly to the center of the sense resistor.
- · Connect the CS pin to the center of the sense resistor. If necessary, use vias.
- Connect a filter capacitor between the CS pin and power ground trace.
- Connect the COMP pin to the compensation components (RCOMP and CCOMP).
- Connect the CCOMP capacitor to the analog ground trace.
- Connect the AGND pin directly to the analog ground plane. Connect the AGND pin to the R_{UVLOB}, R_T, C_{SS}, and R_{FBB} components.
- · Connect the exposed pad to the AGND and PGND pins under the device.
- Connect the GATE pin to the gate of the Q1 FET. If necessary, use vias.
- Make the switching signal loop (GATE to Q1 to Rs to PGND to GATE) as small as possible.
- Add several vias under the exposed pad to help conduct heat away from the device. Connect the vias to a large ground
 plane on the bottom layer.

www.3peak.com 27 / 32 EA20240701A0



Layout Example






Figure 38. PCB Layout Example for Boost Converter

www.3peak.com 28 / 32 EA20240701A0



Tape and Reel Information






Order Number	Package	D1 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	W0 (mm)	Pin1 Quadrant
TPQ5055- DFTR-S	DFN3X2-12	180	13.1	2.3	3.3	1.1	4	8	Q1
TPQ50551- DFTR-S	DFN3X2-12	180	13.1	2.3	3.3	1.1	4	8	Q1
TPQ50552- DFTR-S	DFN3X2-12	180	13.1	2.3	3.3	1.1	4	8	Q1
TPQ50553- DFTR-S	DFN3X2-12	180	13.1	2.3	3.3	1.1	4	8	Q1

www.3peak.com 29 / 32 EA20240701A0



Package Outline Dimensions

DFN3X2-12



www.3peak.com 30 / 32 EA20240701A0

3. The many types of E-pad Pin1 signs may appear in the product.



Order Information

Order Number	Operating Ambient Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
TPQ5055-DFTR-S	-40°C - 125°C	DFN3X2-12	055	2	Tape & Reel, 3000	Green
TPQ50551-DFTR-S	-40°C - 125°C	DFN3X2-12	551	2	Tape & Reel, 3000	Green
TPQ50552-DFTR-S ⁽¹⁾	-40°C - 125°C	DFN3X2-12	552	2	Tape & Reel, 3000	Green
TPQ50553-DFTR-S ⁽¹⁾	-40°C - 125°C	DFN3X2-12	553	2	Tape & Reel, 3000	Green

⁽¹⁾ For future products, contact the 3PEAK factory for more information and samples.

Green: 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

www.3peak.com 31 / 32 EA20240701A0



IMPORTANT NOTICE AND DISCLAIMER

Copyright[©] 3PEAK 2012-2025. All rights reserved.

Trademarks. Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

Performance Information. Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

Disclaimer. 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.

www.3peak.com 32 / 32 EA20240701A0