

Single-Channel 5-A High-Speed, Low-Side Gate Driver

Features

- Industry-Standard Pin-Out
- 4.5-V to 23-V Single-Supply Range
- Single Channel 5-A Peak Source and Sink-Drive Current
- TTL and CMOS Compatible Threshold
- Outputs Held Low during VCC-UVLO or Input Floating
- Low Propagation Delay (13-ns Typical)
- Fast Rise-and-Fall Times (7-ns and 6-ns Typical)
- ESD Protection Exceeds JESD 22 – 6-kV HBM, 1.5-kV CDM
- Available in SOT23-5 Package

Applications

- Switched-Mode Power Supplies
- DC-DC Converters
- Motor Control, Solar Inverters, UPS
- Gate & IGBT Drive

Description

The TPM44273 is a single-channel low-side gate driver for MOSFET, IGBT, and GaN power switches.

High sourcing and sinking current capability of 5 A allows for improving switching efficiencies by minimizing slew time and switching loss. The device supports maximum 25-V supply voltage and -5 V, improving system robustness especially in noisy industrial applications. Ultra-low propagation delay allows applications with tight timing requirements.

A small SOT23-5 package assists design for high-density power supply.

Typical Application Circuit




Table of Contents

Features	1
Applications	1
Description	1
Typical Application Circuit	1
Revision History	3
Pin Configuration and Functions	4
Specifications	5
Absolute Maximum Ratings ⁽¹⁾	5
ESD, Electrostatic Discharge Protection.....	5
Recommended Operating Conditions.....	5
Thermal Information.....	5
Electrical Characteristics.....	6
Typical Performance Characteristics.....	7
Detailed Description	10
Overview.....	10
Functional Block Diagram.....	10
Feature Description.....	11
Application and Implementation	12
Typical Application.....	12
Layout	13
Layout Example.....	13
Tape and Reel Information	14
Package Outline Dimensions	15
SOT23-5.....	15
Order Information	16
IMPORTANT NOTICE AND DISCLAIMER	17

Revision History

Date	Revision	Notes
2022-08-12	Rev.A.0	Initial Release
2023-04-09	Rev.A.1	Misc. updates
2024-02-02	Rev.A.2	Updated with new document format

Pin Configuration and Functions




Table 1. Pin Functions: TPM44273

Pin No.	Name	I/O	Description
2	COM	Ground	Device Ground
1	IN	Input	Logic Non-inverting Input.
3,4	OUT	Output	Channel Output
5	VCC	Power	Power Supply Input

Single-Channel 5-A High-Speed, Low-Side Gate Driver
Specifications
Absolute Maximum Ratings ⁽¹⁾

Parameter		Min	Max	Unit
V _{CC}	Power Supply Voltage	-0.3	25	V
	Output Voltage Range OUT	-0.3	V _{CC} + 0.3	V
		-2	V _{CC} + 0.3 (200-ns pulse)	V
	Input Voltage Range IN	-5	20	V
	Continuous Output Channel Current OUT	-300	300	mA
	Pulsed Output Channel Current OUT (500 ns)	-5	5	A
T _J	Operating Junction Temperature Range	-40	150	°C
T _{STG}	Storage Temperature Range	-65	150	°C
T _L	Lead Temperature (Soldering 10 sec)		260	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

(2) The inputs are protected by ESD protection diodes to each power supply. If the input extends more than 300 mV beyond the power supply, the input current should be limited to less than 10 mA.

(3) Power dissipation and thermal limits must be observed.

ESD, Electrostatic Discharge Protection

Parameter		Condition	Value	Unit
HBM	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±6	kV
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1.5	kV

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Recommended Operating Conditions

Parameter		Min	Max	Unit
V _{CC}	Power Supply Voltage	4.5	23	V
V _{IN}	Input Voltage Range	0	20	V
T _A	Operating Ambient Temperature Range	-40	125	°C

Thermal Information

Package Type	θ _{JA}	θ _{JC}	Unit
SOT23-5	89.1	52.0	°C/W

Single-Channel 5-A High-Speed, Low-Side Gate Driver
Electrical Characteristics

All test conditions: $V_{CC} = 12\text{ V}$, $T_J = -40\text{ }^\circ\text{C} - 150\text{ }^\circ\text{C}$, 1- μF capacitor between VCC and GND, unless otherwise noted.

Parameter		Conditions	Min	Typ	Max	Unit
$I_{DD(off)}$	Start-up Current	$V_{CC} = 3.4\text{ V}$, IN = H		40	100	μA
		$V_{CC} = 3.4\text{ V}$, IN = L		40	100	
V_{ON}	Supply Under Voltage Lock Out Rising Threshold	$T_J = 25\text{ }^\circ\text{C}$	3.91	4.2	4.5	V
		$T_J = -40\text{ }^\circ\text{C} - 150\text{ }^\circ\text{C}$	3.7	4.2	4.65	
V_{OFF}	Supply Under Voltage Lock Out Falling Threshold	$T_J = -40\text{ }^\circ\text{C} - 150\text{ }^\circ\text{C}$	3.4	3.9	4.4	V
V_{CC_H}	Supply Under Voltage Lock Out Hysteresis		0.2	0.3	0.5	V
V_{IN_H}	IN Signal High Threshold	IN high threshold		1.95	2.3	V
V_{IN_L}	IN Signal Low Threshold	IN low threshold	1	1.25		V
V_{IN_HYS}	IN Hysteresis			0.7		V
I_{OUT}	Output Peak Current	$C_{LOAD} = 0.22\text{ }\mu\text{F}$, $F_{SW} = 1\text{ kHz}$		± 5		A
$V_{CC} - V_{OH}$	Output High Voltage	$I_{OUT} = -10\text{ mA}$			40	mV
V_{OL}	Output Low Voltage	$I_{OUT} = 10\text{ mA}$			10	mV
R_{OH}	Output Pull-up Resistance, PMOS pull-up only	$I_{OUT} = -10\text{ mA}$	1	1.6	3	Ω
R_{OL}	Output Pull-down Resistance	$I_{OUT} = 10\text{ mA}$	0.15	0.5	1	Ω
t_R	Output Rise-time	$C_{LOAD} = 1.8\text{ nF}$		7	18	ns
t_F	Output Fall-time	$C_{LOAD} = 1.8\text{ nF}$		6	10	ns
t_{PW}	Minimal Pulse Width			15	25	ns
t_{D1}	IN to Output Propagation Delay	$C_{LOAD} = 1.8\text{ nF}$, 5-V IN pulse	6	13	23	ns
t_{D2}	IN to Output Propagation Delay	$C_{LOAD} = 1.8\text{ nF}$, 5-V IN pulse	6	13	23	ns

Typical Performance Characteristics




Figure 1. Start-up Current vs. Temperature




Figure 2. Operating Current vs. Ambient Temperature

f = 500 kHz, C_L = 500 pF, V_{CC} = 12 V




Figure 3. Supply Current vs. Temperature (On/Off)




Figure 4. UVLO Threshold vs. Temperature




Figure 5. Input Threshold vs. Temperature




Figure 6. Operating Supply Current vs. Frequency

Single-Channel 5-A High-Speed, Low-Side Gate Driver




Figure 7. Output Pull-up Resistance vs Temperature




Figure 8. Output Pull-down Resistance vs Temperature




Figure 9. Rise-time vs Temperature




Figure 10. Fall-time vs Temperature




Figure 11. Input to Output Propagation Delay vs Temperature




Figure 12. Enable to Output Propagation Delay vs Temperature

Single-Channel 5-A High-Speed, Low-Side Gate Driver




Figure 13. Fall-time vs Supply Voltage




Figure 14. Rise-time vs Supply Voltage




Figure 15. Output Pull-down Current




Figure 16. Output Pull-up Current

Detailed Description

Overview

The TPM44273 single-channel low-side gate driver is designed for high-performance power supplies, motor controls, and inverters. Designed with industrial standard pin-out and package, the TPM44273 accelerates the design process. With extended voltage ranges on supply voltage and negative input voltage on inputs, the TPM44273 improves system-level reliability. 5-A Strong driving capability improves gate driver efficiency and lowers heat generation, especially in high-frequency switching applications.

Functional Block Diagram




Figure 17. Functional Block Diagram

Single-Channel 5-A High-Speed, Low-Side Gate Driver

Feature Description

Low Propagation Delay Driver Output

The low-propagation-delay design allows the device to achieve industrial-leading low propagation delay between device input and output. The low delay enhances driver performance in high-frequency switching regulators.

Supply and UVLO

The device monitors supply voltage with under-voltage lock-out (UVLO). When the supply voltage is below the UVLO threshold, the outputs are held low in UVLO to avoid glitches during power rising and falling.

The quiescent current and operating current of the device are measured as shown in Figure 4. The current is related to internal quiescent current consumption as well as output current. The output current can be calculated using external transistor gate charge times switching frequency f_{sw} .

Channel Input

The input of TPM44273 gate drivers supports TTL and CMOS input with threshold voltage independent of supply voltage. The threshold is also designed as temperature-independent to support a wide range of ambient temperatures. Wide hysteresis enhances system-level noise immunity. The integrated pull-down resistors set the device in a low state when inputs are floating.

Inputs can withstand DC $-5V$, to improve robustness on ground bouncing.

Output Stage

The TPM44273 output stage can deliver high current sourcing and sink up to 5-A with low propagation delay.

Application and Implementation

Note

Information in the following application sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

Typical Application

Figure 18 shows the typical application schematic.





Figure 18. Application Circuit


Layout

Layout Example


Figures below show the location of external components as they appear on the PCB diagram.



Tape and Reel Information



Order Number	Package	D1 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	W0 (mm)	Pin1 Quadrant
TPM44273-S5TR	SOT23-5	179	12	3.3	3.25	1.4	4	8	Q3

Package Outline Dimensions
SOT23-5


Order Information

Order Number	Operating Ambient Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
TPM44273-S5TR	-40 °C – 125 °C ⁽¹⁾	SOT23-5	M73	MSL3	3000	Green

(1) Ambient temperature indicates device operation condition range. Application thermal behavior needs to be taken care of when operating in high-temperature scenarios

Green: 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

IMPORTANT NOTICE AND DISCLAIMER

Copyright© 3PEAK 2012-2024. All rights reserved.

Trademarks. Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

Performance Information. Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

Disclaimer. 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.

This page intentionally left blank