

Features

- V_{IN} Voltage Range: 3 V to 5.5 V
- VLDOIN Voltage Range: 1 V to 3.5 V
- V_{OUT} Minimum Output Voltage: 0.5 V
- Input Voltage Tracking from ¹/₂ × REFIN
- 2-A Sink and Source Current Capability for DDR Termination
- Integrated Power MOSFETs
- Output Remote Sensing
- Fast Load-Transient Response
- Built-in Soft-Start and UVLO, Current Limit, and Thermal Shutdown Protection
- Support DDR, DDR2, DDR3, DDR3L, Low Power DDR3, and DDR4 VTT Power Supply Applications
- Operating Temperature Range: -40°C to +125°C
- Small Package with DFN2×2-10
- Pb-Free and RoHS Compliant

Applications

- Memory VTT Regulator for DDR, DDR2, DDR3, DDR3L, Low Power DDR3, and DDR4
- Notebooks, Desktops, and Workstations
- Servers, Networking Equipment, and Datacenters
- Telecom and Base Station

Description

With the development of main processors in PCs and servers, more and more source double-data-rate (DDR) memories are required in the mainboard, where the input voltage becomes lower and lower, and the space limitation becomes higher and higher.

The TPL51206 is a series of 2-A sink and source DDR termination regulators specifically designed for DDR applications with heavy space limitations. The TPL51206 series of devices implements a fast load-transient response and only requires a minimum output capacitance of 10 μ F.

The TPL51206 series supports a remote-sensing function and all power requirements for DDR VTT bus termination. In addition, the TPL51206 series provides S3 and S5 control pins which can be used to control the power state in DDR applications, setting OUT to high-impedance in the S3 state (suspend to RAM) and discharging OUT and REFOUT in S4 or S5 state (suspend to disk).

The TPL51206 series is available in the thermally efficient DFN2×2-10 package with the thermal pad and supports the operating temperature range from -40° C to $+125^{\circ}$ C.



Typical Application Circuit



Table of Contents

Features	1
Applications	1
Description	1
Typical Application Circuit	1
Product Family Table	3
Revision History	3
Pin Configuration and Functions	4
Specifications	5
Absolute Maximum Ratings	5
ESD, Electrostatic Discharge Protection	5
Recommended Operating Conditions	5
Thermal Information	5
Electrical Characteristics	6
Typical Performance Characteristics	8
Typical Performance Characteristics Detailed Description	8 . 12
Typical Performance Characteristics Detailed Description Overview	8 . 12 12
Typical Performance Characteristics Detailed Description Overview Functional Block Diagram	8 . 12 12 12
Typical Performance Characteristics	8 . 12 12 12 . 12
Typical Performance Characteristics Detailed Description Overview Functional Block Diagram Feature Description Application and Implementation	8 . 12 12 12 . 12 . 15
Typical Performance Characteristics Detailed Description Overview Functional Block Diagram Feature Description Application and Implementation Application Information.	8 12 12 12 . 12 . 12 . 15
Typical Performance Characteristics Detailed Description Overview Functional Block Diagram Feature Description Application and Implementation Application Information Typical Application	8 12 12 . 12 . 12 . 15 . 15 . 15
Typical Performance Characteristics Detailed Description Overview Functional Block Diagram Feature Description Application and Implementation Application Information Typical Application	8 . 12 . 12 . 12 . 12 . 15 . 15 . 15 . 17
Typical Performance Characteristics Detailed Description Overview Functional Block Diagram Feature Description Application and Implementation Application Information Typical Application Layout Layout Requirements	8 12 12 12 12 15 15 15 1
Typical Performance Characteristics Detailed Description Overview Functional Block Diagram Feature Description Application and Implementation Application Information Typical Application Layout Layout Requirements Tape and Reel Information	8 12 12 .12 .12 .15 .15 .15 .15 .17 .17
Typical Performance Characteristics	8 12 12 . 12 . 12 . 15 . 15 . 15 . 17 . 17 . 18 . 19
Typical Performance Characteristics	8 12 12 .12 .12 .15 .15 .15 .15 .17 .17 .18 .19 19
Typical Performance Characteristics Detailed Description Overview. Functional Block Diagram Feature Description. Application and Implementation Application Information Typical Application Layout Layout Requirements Tape and Reel Information Package Outline Dimensions DFN2X2-10 Order Information	8 12 12 12 12 15 15 15 17 17 18 19 19 20



Product Family Table

Part Number	Output Current	Orderable Number	Package	Transport Media, Quantity	MSL	Marking information
TPL51206	2 A	TPL51206-DFFR	DFN2×2-10	3,000	3	206

Revision History

Date	Revision	Notes
2020-08-31	Rev.Pre.0	Preliminary version
2020-12-31	Rev.A.0	Initial release
2024-11-20	Rev.A.1	1.Updated to a new datasheet format 2.Corrected the vertical coordinate scale of I_{OUT} in Figure 20 3.Corrected "V _{IN} " to "V _{LDOIN} " in the power dissipation calculation equation
2024-12-05	Rev.A.2	Corrected the Figure number from "Figure 19" to "Figure 20" in above notes of the Rev.A.1



Pin Configuration and Functions



Table 1.	Pin	Functions:	TPL51206	Series
----------	-----	-------------------	-----------------	--------

Pin No.	Name	I/O	Description
8	GND	-	The ground reference pin. Connect the GND pin to the PCB ground plane directly.
10	IN	I	The regulator power supply input pin. A $1-\mu F$ or larger ceramic capacitor from IN to ground (as close as possible to the IN pin) is required to reduce the jitter from the previous-stage power supply.
2	LDOIN	I	The LDO power supply input pin.
3	OUT	0	The LDO output voltage pin. A total capacitance of 10 μ F or larger from OUT to ground (as close as possible to OUT pin) is required to ensure regulator stability.
5	OUTSNS	I	The LDO output voltage sense pin. Connect SNS to the remote DDR termination bypass capacitors to get accurate remote feedback sensing of the voltage of OUT.
4	PGND	-	The power ground pin. Connect the PGND pin to the PCB ground plane directly.
1	REFIN	I	The reference input for the REFOUT pin. A 1/2 resistor divider is integrated internally.
6	REFOUT	0	The reference output pin. Connect to the ground through a $0.1\mbox{-}\mu F$ to $1\mbox{-}\mu F$ ceramic capacitor.
7	S3	I	The S3 signal input pin.
9	S5	I	The S5 signal input pin.

(1) The exposed PAD must be connected to a large-area ground plane to maximize the thermal performance.



Specifications

Absolute Maximum Ratings

	Parameter	Min	Мах	Unit
IN, LDOIN,	IN, LDOIN, REFIN, S3, S5			V
PGND to G	PGND to GND			V
OUT, OUTS	SNS, REFOUT	-0.3	3.6	V
TJ	Maximum Junction Temperature	-40	150	°C
T _{STG}	Storage Temperature Range	-55	150	°C
TL	Lead Temperature (Soldering, 10 sec)		260	°C

(1) Stresses beyond the Absolute Maximum Ratings may cause permanent damage to the device.

(2) All voltage values are with respect to GND.

ESD, Electrostatic Discharge Protection

Symbol	Parameter	Condition	Minimum Level	Unit
НВМ	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001	±2000	V
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002	±1500	V

Recommended Operating Conditions

	Parameter			Unit
IN	Regulator Input Voltage	3	5.5	V
LDOIN	LDO Input Voltage	-0.1	3.5	V
REFIN	LDO Input Sense Voltage	-0.1	3.5	V
S3, S5	S3, S5 Signal Input Voltage	-0.1	5.5	V
OUT	LDO Output Voltage	-0.1	3.5	V
OUTSNS	LDO Output Sense Voltage	-0.1	3.5	V
REFOUT	Reference Output Voltage	-0.1	3.5	V
PGND	Power Ground Voltage to GND	-0.1	0.1	V
TJ	Junction Temperature Range	-40	125	°C

Thermal Information

Package Type	θ _{JA}	θյς	Unit
DFN2×2-10	67.8	13.2	°C/W



Electrical Characteristics

All test conditions: $T_J = -40^{\circ}C$ to $+125^{\circ}C$ (typical value at $T_J = 25^{\circ}C$), $V_{IN} = 5$ V, $V_{LDOIN} = V_{REFIN}$, $V_{S3} = V_{S5} = 5$ V, $C_{IN} = 10 \ \mu$ F, and $C_{OUT} = 10 \ \mu$ F, unless otherwise noted.

Parameter		Conditions	Min	Тур	Max	Unit
Supply In	out Voltage and Current	· · · · · · · · · · · · · · · · · · ·				
VIN	Input Supply Voltage Range		3		5.5	V
VLDOIN	LDO Input Voltage Range				3.5	V
V	Undervoltage Lockout of IN	$T_A = 25^{\circ}C$, V_{IN} Rising		2.9	3	V
VIN_UVLO	Hysteresis			180		mV
l _{in_so}	Input Supply Current of IN, S0	$T_{A} = 25^{\circ}C, V_{S3} = V_{S5} = 5 V,$ $V_{LDOIN} = V_{REFIN} = 1.8 V,$ $I_{OUT} = 0 \text{ mA}$		0.89		mA
I _{IN_S3}	Input Supply Current of IN, S3	$T_{A} = 25^{\circ}C, V_{S3} = 0 V, V_{S5} = 5 V,$ $V_{LDOIN} = V_{REFIN} = 1.8 V,$ $I_{OUT} = 0 mA$		0.34		mA
lin_sd	Shutdown Current of IN, S4 or S5	$T_{A} = 25^{\circ}C, V_{S3} = V_{S5} = 0 V,$ $V_{LDOIN} = V_{REFIN} = 1.8 V,$ $I_{OUT} = 0 mA$		0.1	5	μA
ILDOIN_SO	Input Current of LDOIN, S0	$T_A = 25^{\circ}C, V_{S3} = V_{S5} = 5 V,$ $V_{LDOIN} = V_{REFIN} = 1.8 V,$ $I_{OUT} = 0 \text{ mA}$		2	10	μA
ILDOIN_S3	Input Current of LDOIN, S3	$T_{A} = 25^{\circ}C, V_{S3} = 0 V, V_{S5} = 5 V,$ $V_{LDOIN} = V_{REFIN} = 1.8 V,$ $I_{OUT} = 0 mA$		2	10	μA
ILDOIN_SD	Shutdown Current of LDOIN, S4 or S5	$T_A = 25^{\circ}C, V_{S3} = V_{S5} = 0 V,$ $V_{LDOIN} = V_{REFIN} = 1.8 V,$ $I_{OUT} = 0 mA$		0.2	5	μA
Reference	Input and Output					
I _{REFIN}	Input Current of REFIN	V _{REFIN} = 1.8 V		30		μA
V _{REFOUT}	Reference Output Voltage			$\frac{V_{\text{REFIN}}}{2}$		V
VREFOUT_T		$ I_{REFOUT} \le 10 \text{ mA}, 1.2 \text{ V} \le \text{V}_{REFIN} \le 1.8 \text{ V}$	49%		51%	
OL		$ I_{REFOUT} \le 100 \ \mu A, \ 1.2 \ V \le V_{REFIN} \le 1.8 \ V$	49%		51%	
I _{REFOUT_SR}	Source Current Limit of REFOUT	V _{REFIN} = 1.8 V, V _{REFOUT} = 0 V	10			mA
IREFOUT_SN	Sink Current Limit of REFOUT	V _{REFIN} = 0 V, V _{REFOUT} = 1.8 V	10			mA
I _{REFOUT_DI} s	Discharge Current of REFOUT	$T_A = 25^{\circ}C, V_{S3} = V_{S5} = 0 V,$ $V_{REFOUT} = 0.5 V$		8		mA



	Parameter	Conditions	Min	Тур	Max	Unit
Regulated	Output Voltage and Current					
		$ I_{OUT} \le 10 \text{ mA}, 1.2 \text{ V} \le \text{V}_{\text{REFIN}} \le 1.8 \text{ V}$	-20		20	mV
Vout	Output Voltage, $V_{OUT} = \frac{1}{2}$	$ I_{OUT} \le 1 \text{ A}, 1.2 \text{ V} \le \text{V}_{\text{REFIN}} \le 1.8 \text{ V}$	-30		30	mV
	L	$ I_{OUT} \le 2 \text{ A}, 1.2 \text{ V} \le \text{V}_{\text{REFIN}} \le 1.8 \text{ V}$	-40		40	mV
IOUT_SRC	Source Current Limit of OUT	V _{REFIN} = 1.8 V, V _{OUT} = V _{OUTSNS} = 0.7 V	2			A
lout_snk	Sink Current Limit of OUT	V _{REFIN} = 1.8 V, V _{OUT} = V _{OUTSNS} = 1.1 V	2			A
IOUT_LKG	Leakage Current of OUT	$T_A = 25^{\circ}C, V_{S3} = 0 V, V_{S5} = 5 V,$ $V_{OUT} = V_{REFOUT}$		1	10	μA
I _{OUT_DIS}	Discharge Current of OUT	$T_A = 25^{\circ}C, V_{S3} = V_{S5} = V_{REFIN} = 0$ V, V _{OUT} = 0.5V		50		mA
Ioutsns_bi as	Input Bias Current of OUTSNS	V _{S3} = V _{S5} = 5 V, V _{OUTSNS} = V _{REFOUT}	-0.1		0.1	μA
I _{OUTSNS_LK} g	Leakage Current of OUTSNS	$V_{\rm S3}$ = 0 V, $V_{\rm S5}$ = 5 V, $V_{\rm OUTSNS}$ = $V_{\rm REFOUT}$	-0.1		0.1	μA
S3 and S5						
VIH	High-Level Input of S3 and S5		1.7			V
VIL	Low-Level Input of S3 and S5				0.5	V
V _{HL_SYS}	Hysteresis of S3 and S5			0.3		V
I _{HL_LKG}	Leakage Current of S3 and S5		-1		1	μA
Temperatu	ure Range					
Tan	Thermal shutdown threshold	Temperature Increasing		160		°C
ISD	Hysteresis			20		°C



Typical Performance Characteristics

All test conditions: $T_J = -40^{\circ}C$ to +125°C (typical value at $T_J = 25^{\circ}C$), $V_{IN} = 5$ V, $V_{LDOIN} = V_{REFIN}$, $V_{S3} = V_{S5} = 5$ V, $C_{IN} = 10 \ \mu$ F, and $C_{OUT} = 10 \ \mu$ F, unless otherwise noted.







Detailed Description

Overview

The TPL51206 is a series of 2-A sink and source DDR termination regulators specifically designed for DDR applications with heavy space limitations. The TPL51206 series implements a fast load-transient response and only requires a minimum output capacitance of 10 μ F.

The TPL51206 series supports a remote-sensing function and all power requirements for DDR VTT bus termination. In addition, the TPL51206 series provides S3 and S5 control pins which can be used to control the power state in DDR applications, setting OUT to high impedance in the S3 state (suspend to RAM) and discharging OUT and REFOUT in S4 or S5 state (suspend to disk).

Functional Block Diagram

Figure 23. Functional Block Diagram

Feature Description

Sink and Source Regulator (OUT and OUTSNS)

The TPL51206 is a series of 2-A sink and source DDR termination regulators specifically designed for DDR applications with heavy space limitations. The TPL51206 series integrates a high-performance and low-dropout linear regulator with a fast-feedback loop that can support fast-load transient response with small ceramic capacitors. To get tight regulation tolerance, the remote sensing pin, the OUTSNS pin, must be connected to the OUT pin through a separate trace from a high-current path.

Voltage Reference (LDOIN, REFIN and REFOUT)

The TPL51206 series uses the voltage at the REFIN pin as the reference input, and the reference output at the REFOUT pin exactly follows the $1/2 \times V_{\text{REFIN}}$ within the tolerance of $V_{\text{REFOUT}_{TOL}}$. When the TPL51206 series is configured for standard

DDR applications, the LDOIN pin, and the REFIN pin are directly connected with the input voltage range from 1 V to 3.5 V, and the voltage at the REFIN pin is divided by half through an internal resistor divider.

The REFOUT pin of the TPL51206 series implements a minimum of 10 mA of sink or source current capability. During normal operation, the REFOUT pin cannot be open, and a 0.1- μ F to 1- μ F X5R or better ceramic capacitor is required for stable operation.

IN Under-voltage Lockout

The TPL51206 series uses an under-voltage lockout circuit to keep the regulator shut off until the IN voltage exceeds the rising UVLO threshold of IN.

S3 and S5 Control

The TPL51206 series integrates the S3 and S5 pins to control the device state. Table 1 shows the state of the device with different S3 and S5 logic level combinations, and the corresponding status of REFOUT and OUT.

STATE	\$3	S5	REFOUT	OUT
S0	HIGH	HIGH	ON	ON
S3	LOW	HIGH	ON	OFF (High-Z)
S4, S5	LOW	LOW	OFF (Discharge)	OFF (Discharge)

Table 2. S3 and S5 Control Table

(1) In the S4 or S5 state, S3 = S5 = LOW, all the outputs are turned off and discharge to power ground.

(2) In the S3 state, S3 = LOW and S5 = HIGH, the OUT pin is turn-off in the high-impedance state.

(3) In the S0 state, S3 = S5 = HIGH, the device is in normal operation mode.

Power Sequence Control

It is recommended to power up and power down the TPL51206 series with the power sequence shown in Figure 24.

Figure 24. Power Up and Down Sequence Control

OUT Over-Current Protection

The TPL51206 series integrates constant over-current protection. When the absolute value of the output sink or source current is greater than 2 A, the current is limited to I_{OUT_SNK} or I_{OUT_SRC} , and the output voltage is out of regulation.

Over-Temperature Protection

The recommended operating junction temperature range is -40° C to 125° C. When the junction temperature is between 125° C and the thermal shutdown (TSD) threshold, the regulator can still work well, but it reduces the device lifetime for long-term uses. The over-temperature protection works when the junction temperature exceeds the thermal shutdown (TSD) threshold, which turns off the regulator immediately. Until the device cools down and the junction temperature falls below the thermal shutdown threshold minus thermal shutdown hysteresis, the regulator turns on again.

Application and Implementation

Information in the following application sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

Note

Application Information

The TPL51206 is a series of 2-A sink and source DDR termination regulators specifically designed for DDR applications. The following application schematic shows a typical usage of the TPL51206 series.

Typical Application

Adjustable Output Operation

Figure 25 shows the typical application schematic of the TPL51206 series in DDR4 applications.

Figure 25. Typical Application Schematic

IN Input Capacitor

3PEAK recommends placing a 1-µF or greater capacitor with a 0.1-µF bypass capacitor in parallel close to the IN pin to keep the input voltage stable. The voltage rating of the capacitors must be greater than the maximum input voltage.

LDOIN Input Capacitor

3PEAK recommends placing a $10-\mu$ F or greater capacitor with a $0.1-\mu$ F bypass capacitor in parallel close to the LDOIN pin to keep the voltage stable during transient. More input capacitors are required if there are large output capacitors used at the OUT pin. It is suggested to place input capacitors with half of the output capacitance value at the LDOIN pin.

Power Dissipation

During normal operation, the LDO junction temperature should not exceed 125°C. Use the below equations to calculate the power dissipation and estimate the junction temperature. The power dissipation can be calculated using Equation 1.

$P_{D} = (V_{LDOIN} - V_{OUT}) \times I_{OUT} + V_{LDOIN} \times I_{GND}$	(1)
The junction temperature can be estimated using Equation 2. θ_{JA} is the junction-to-ambient thermal resistance.	
$T_J = T_A + P_D \times \theta_{JA}$	(2)

Layout

Layout Requirements

- Both input capacitors and output capacitors must be placed as close to the device pins as possible.
- Suggest bypassing the input pin to ground with a 0.1-µF bypass capacitor. The loop area formed by the bypass capacitor connection, the voltage input pin, and the ground pin of the system must be as small as possible.
- Suggest using wide trace lengths or thick copper weight to minimize the I×R drop and heat dissipation.
- The GND pin and the PGND pin must be connected to the thermal pad with multiple thermal vias as many as possible connected to the internal ground planes.

Tape and Reel Information

Order Number	Package	D1 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	W0 (mm)	Pin1 Quadrant
TPL51206-DFFR	DFN2×2-10	180	13.1	2.3	2.3	1.1	4	8	Q2

Package Outline Dimensions

DFN2X2-10

Order Information

Order Number	Operating Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
TPL51206-DFFR	−40 to 125°C	DFN2×2-10	206	MSL3	Tape and Reel, 3000	Green

Green: 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

IMPORTANT NOTICE AND DISCLAIMER

Copyright[©] 3PEAK 2012-2024. All rights reserved.

Trademarks. Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

Performance Information. Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

Disclaimer. 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.

TPL51206 Series

2-A Sink and Source DDR Termination Regulator

This page intentionally left blank