

### **Features**

- AEC-Q100 Qualified for Automotive Applications:
  - Grade 1: −40°C to 125°C T<sub>A</sub>
- 16-Bit, 8 kSPS, 4-Channel ADC
- Wide Supply Range: 2.7 V to 5.5 V
- Programmable Data Rate:
  - 64 SPS to 8 kSPS
- · Single-Cycle Settling
- Supporting Four Single-Ended or Two Differential Inputs
- Internal PGA
- Internal Oscillator
- Internal Low-Drift Voltage Reference
- Internal Programmable Comparator
- I<sup>2</sup>C Compatible Interface
- Package: MSOP3x3-10
- Wide Operating Temperature Range: -40°C to +125°C

### **Applications**

- · Current-shunt Measurements
- Voltage Measurements
- Industrial Automation
- · Temperature Measurements


### **Description**

The TPC6160IQ is a 16-bit Sigma-Delta ADC for high precision and low power measurement with I<sup>2</sup>C. The TPC6160IQ features an internal programmable gain amplifier (PGA), voltage reference, oscillator, digital filter and programmable comparator. The device supports wide range supply voltages from 2.7 V to 5.5 V.

The data rate of TPC6160IQ is configurable from 64 SPS to 8 kSPS. The PGA provides input ranges spanning from ±256 mV to ±6.144 V, with the analog input negative voltage down to −128 mV, which allows both high precision positive and negative signal measurement. The integrated input mux supports two differential pairs or four independent single-ended inputs. The internal temperature sensor can be used for general temperature monitoring or thermal-couple cold-junction compensation.

The TPC6160IQ can be set in single-shot conversion mode or continuous conversion mode. Single-shot mode features power down after conversion, which is suitable for low-power applications. The digital interface supports communication with various host controllers with I<sup>2</sup>C compatible serial interface. The TPC6160IQ is available in MSOP10 package and operates from -40°C to +125°C.

## **Functional Block Diagram**





### **Table of Contents**

Features	1
Applications	
Description	1
Functional Block Diagram	1
Product Family Table	3
Revision History	3
Pin Configuration and Functions	4
Specifications	5
Absolute Maximum Ratings <sup>(1)</sup>	5
ESD, Electrostatic Discharge Protection	5
Recommended Operating Conditions	5
Thermal Information	5
Electrical Characteristics	6
Timing Specifications <sup>(1)</sup>	8
Typical Performance Characteristics	9
Noise Performance	11
Detailed Description	13
Overview	13
Functional Block Diagram	13
Feature Description	14
Digital Interface	17
Register Summary	23
Tape and Reel Information	28
Package Outline Dimensions	29
MSOP10	29
Order Information	30
IMPORTANT NOTICE AND DISCLAIMER	31



## **Product Family Table**

Order Number	Channels	Resolution	Throughput	Package	Interface	Grade
TPC6160IQ-VS2R-S	4	16 Bits	8 kSPS	MSOP10	I <sup>2</sup> C	Automotive

## **Revision History**

Date	Revision	Notes
2024-12-28	Rev.A.0	Initial release.

www.3peak.com 3 / 32 BA20240802A0



## **Pin Configuration and Functions**

**TPC6160IQ** MSOP-10 Package Top View ADDR 10 SCL 2 9 ALERT/RDY SDA 3 8 GND [ VDD AIN0 7 AIN3 6 AIN1 AIN2

Table 1. Pin Functions: TPC6160IQ

	Pin	<b>T</b> (1)	December 1
No.	Name	Type (1)	Description
1	ADDR	DI	I <sup>2</sup> C slave address select.
2	ALERT/RDY	DO	Comparator output or conversion ready.
3	GND	Р	Ground.
4	AIN0	Al	Analog Input for Channel 0. If not used, float this pin or tie to VDD.
5	AIN1	Al	Analog Input for Channel 1. If not used, float this pin or tie to VDD.
6	AIN2	Al	Analog Input for Channel 2. If not used, float this pin or tie to VDD.
7	AIN3	Al	Analog Input for Channel 3. If not used, float this pin or tie to VDD.
8	VDD	Р	Power supply. Connect a 0.1 µF power supply decoupling capacitor to GND.
9	SDA	DI/DO	Serial data input and output.
10	SCL	DI	Serial clock input.

<sup>(1)</sup> Al is analog input, GND is ground, P is power supply, DI is digital input, and DO is digital output.

www.3peak.com 4 / 32 BA20240802A0



### **Specifications**

### Absolute Maximum Ratings (1)

	Parameter			Unit
Analog Voltage	Analog Input Voltage to GND	GND - 0.3	VDD + 0.3	V
D: '' 1 \ /	Digital Input Voltage to AGND	GND - 0.3	VDD + 0.3	V
Digital Voltage	Digital Output Voltage to AGND	GND - 0.3	VDD + 0.3	V
Supply Voltage	VDD to GND	-0.3	5.5	V
Input current (continuous)	Any pin except Power Supply Pins	-10	10	mA
TJ	Maximum Junction Temperature		150	°C
T <sub>A</sub>	Operating Temperature Range	-40	125	°C
T <sub>STG</sub>	Storage Temperature Range	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

### **ESD, Electrostatic Discharge Protection**

Symbol	Parameter	Condition	Minimum Level	Unit
НВМ	Human Body Model ESD	AEC Q100-002 <sup>(1)</sup>	±4	kV
CDM	Charged Device Model ESD	AEC Q100-011	±1.5	kV

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### **Recommended Operating Conditions**

	Parameter			Max	Unit
	Power Supply (VDD to GND)	2.7		5.5	V
FSR	Full-scale Input Voltage (1) (V <sub>IN</sub> = V <sub>(AINP)</sub> - V <sub>(AINN)</sub> )	±0.256		±6.144	V
V <sub>(AINx)</sub>	Absolute Input Voltage	-0.128		VDD	V
Digital input Voltage	Absolute Input Voltage	GND		VDD	V
T <sub>A</sub>	Operating Ambient Temperature	-40		125	°C

<sup>(1)</sup> This parameter expresses the full-scale range of the ADC scaling. No more than VDD + 0.3 V or 5.5 V (whichever is smaller) must be applied to this device.

### **Thermal Information**

Package Type	θμα	θυς	Unit
MSOP10	125	48	°C/W

www.3peak.com 5 / 32 BA20240802A0



### **Electrical Characteristics**

All test conditions: VDD = 3.3 V, data rate = 1024 SPS, and FSR =  $\pm 2.048$  V.  $T_A = -40$  °C to 125 °C, unless otherwise noted.

Parameter	Test	Conditions	Min	Тур	Max	Unit
Analog Inputs						
	FSR = ±6.144 V <sup>(1)</sup>			1.3		ΜΩ
	FSR = ±4.096 V <sup>(1)</sup>			0.7		ΜΩ
Common-mode Input	FSR = ±2.048 V			0.45		ΜΩ
Impedance	FSR = ±1.024 V			0.47		ΜΩ
	FSR = ±0.512 V			0.26		ΜΩ
	FSR = ±0.256 V			0.25		ΜΩ
	FSR = ±6.144 V <sup>(1)</sup>			0.59		ΜΩ
	FSR = ±4.096 V <sup>(1)</sup>			0.33		ΜΩ
Differential Input	FSR = ±2.048 V			0.18		ΜΩ
Impedance	FSR = ±1.024 V			0.10		ΜΩ
	FSR = ±0.512 V			0.07		ΜΩ
	FSR = ±0.256 V		0.07		ΜΩ	
System Performance				1	'	1
Resolution	NO missing code	16			Bits	
DR	Data rate	Data rate		64, 128, 256, 512, 1024, 2000, 4000, 8000		
	Data rate variation	All data rates	- 10%		10%	
INL	Integral nonlinearity	DR = 1024 SPS, FSR = ±2.048 V		±0.6	±1	LSB
Offset Error	FSR = ±2.048 V, differ	FSR = ±2.048 V, differential inputs		±1	±3.2	LSB
Offset Drift	FSR = ±2.048 V			0.01		LSB/°C
Offset Power-supply Rejection	FSR = ±2.048 V, DC supply variation			6		LSB/V
Offset Channel Match	Match between any tw	o inputs		0.7		LSB
Gain Error	FSR = ±2.048 V, T <sub>A</sub> =	−40 °C to 125 °C		0.05%	0.25%	
	FSR = ±0.256 V			3.7		ppm/°C
Gain Drift (2)	FSR = ±2.048 V			3.7	10	ppm/°C
	FSR = ±6.144 V <sup>(1)</sup>			3.7		ppm/°C
	Gain power-supply rej	ection		78		dB
Gain Match	Match between any tw	o gains		0.05%	0.10%	
Gain Channel Match	Match between any tw	o inputs		0.01%	0.10%	
	Common-mode	At DC, FSR = ±0.256 V		126		dB
CMRR	rejection ration	At DC, FSR = ±2.048 V		115		dB

www.3peak.com 6 / 32 BA20240802A0



Parameter	Test	Conditions	Min	Тур	Max	Unit
		At DC, FSR = ±6.144 V <sup>(1)</sup>		108		dB
		f <sub>CM</sub> = 50 Hz, DR = 1 kSPS		114		dB
		f <sub>CM</sub> = 60 Hz, DR = 1 kSPS		113		dB
Digital Input/Outputs						
V <sub>IH</sub>	High-level input voltage	де	0.7 x VDD		VDD	V
VIL	Low-level input voltage	Low-level input voltage			0.2 x VDD	V
V <sub>OH</sub>	I <sub>SOURCE</sub> = 1 mA		0.8 x VDD			V
V <sub>OL</sub>	I <sub>SINK</sub> = 1 mA		GND		0.2 x VDD	V
Ін	Input leakage, high	V <sub>IH</sub> = 5.5 V	-10		10	μΑ
IL	Input leakage, low	V <sub>IL</sub> = GND	-10		10	μΑ
Power Supply						
		Power-down, T <sub>A</sub> = 25°C		4.6	7	μΑ
	Committee and the second second	Power-down		5.3	10	μΑ
Ivdd	Supply current	Operating, T <sub>A</sub> = 25°C		4.2	5	mA
		Operating		4.2	5.5	mA
P <sub>D</sub>	Power dissipation	VDD = 3.3 V		14	20	mW
Temperature Range	Specified performance	e	-40	·	+125	°C

<sup>(1)</sup> This parameter expresses the full-scale range of the ADC scaling. No more than VDD + 0.3 V or 5.5 V (whichever is smaller) must be applied to this device.

www.3peak.com 7 / 32 BA20240802A0

<sup>(2)</sup> Maximum value specified by characterization.



### Timing Specifications<sup>(1)</sup>

All test conditions: VDD = 2.7 V to 5.5 V and  $T_A$  = -40 °C to 125 °C, unless otherwise noted.

Table 2. I<sup>2</sup>C Interface

		Fast	Mode	High-spe		
Parameter	Description	Min	Max	Min	Max	Unit
f <sub>SCL</sub>	SCL clock frequency	0.01	0.4	0.01	3.4	MHz
t <sub>BUF</sub>	Bus free time between START and STOP condition	600		160		ns
t <sub>HDSTA</sub>	Hold time after repeated START condition. After this period, the first clock is generated.	600		160		ns
t <sub>SUSTA</sub>	Setup time for a repeated START condition	600		160		ns
t <sub>SUSTO</sub>	Setup time for STOP condition	600		160		ns
t <sub>HDDAT</sub>	Data hold time	0		0		ns
t <sub>SUDAT</sub>	Data setup time	100		10		ns
t <sub>LOW</sub>	Low period of the SCL clock pin	1300		160		ns
t <sub>HIGH</sub>	High period for the SCL clock pin	600		60		ns
t <sub>F</sub>	Fall time for both SDA and SCL signals (2)		300		160	ns
t <sub>R</sub>	Rise time for both SDA and SCL signals (2)		300		160	ns

<sup>(1)</sup> Parameters are provided by design simulation.

<sup>(2)</sup> For high-speed mode maximum values, the capacitive load on the bus line must not exceed 400 pF.




Figure 1. I<sup>2</sup>C Interface

www.3peak.com 8 / 32 BA20240802A0



## **Typical Performance Characteristics**

All test conditions:  $T_A = 25$ °C, VDD = 3.3 V, FSR =  $\pm 2.048$  V, DR = 64 SPS, unless otherwise noted.





Figure 7. Differential Offset Voltage vs. Temperature

Figure 6. INL vs. Input Signal





www.3peak.com 10 / 32 BA20240802A0



#### **Noise Performance**

The Sigma-Delta ( $\Sigma\Delta$ ) ADC architecture operates based on oversampling principles. In this approach, the input signal is sampled at a high frequency, known as the modulator frequency. The sampled signal is then processed through filtering and decimation in the digital domain, resulting in the final conversion output at a specified data rate. The oversampling ratio (OSR), which is the ratio between the modulator frequency and the output data rate, plays a crucial role. By increasing the OSR, and consequently lowering the output data rate, the ADC's noise performance can be optimized. This is achieved by averaging more samples of the internal modulator, thereby reducing input-referred noise. Additionally, increasing the gain proves beneficial for measuring low-level signals as it further contributes to the reduction of input-referred noise.

The following tables provide an overview of the device's noise performance, with data representative of typical noise characteristics at a temperature of 25°C and the inputs externally shorted together. Table 3 and Table 4 display the input-referred noise in units of microvolts root mean square ( $\mu$ VRMS), with microvolts peak-to-peak ( $\mu$ VPP) values shown in parentheses. Table 5 and Table 6 present the corresponding data in terms of effective number of bits (ENOB), calculated from  $\mu$ VRMS values using Equation 1. The noise-free bits, determined from peak-to-peak noise values using Equation 2, are enclosed in parentheses.

$$ENOB = In(FSR/V_{RMS-Noise})/In(2)$$
 (1)

Noise – Free Bits = 
$$In(FSR/V_{PP - Noise})/In(2)$$
 (2)

Table 3	Noise	in	uVRMS	at VDD	= 3 :	3 V

Data			FSF	R (V)		
Rate(SPS)	±6.144	±4.096	±2.048	±1.024	±0.512	±0.256
64	187.5	125	62.5	31.25	15.62	7.81
128	187.5	125	62.5	31.25	15.62	7.81
256	187.5	125	62.5	31.25	15.62	7.81
512	187.5	125	62.5	31.25	15.62	7.81
1024	187.5	125	62.5	31.25	15.62	7.81
2k	187.5	125	62.5	31.25	15.62	7.81
4k	187.5	125	62.5	31.25	15.62	7.81
8k	187.5	125	62.5	31.25	15.62	7.81

Table 4. Noise in  $\mu$ VPP at VDD = 3.3 V

Data			FSF	FSR (V)			
Rate(SPS)	±6.144	±4.096	±2.048	±1.024	±0.512	±0.256	
64	187.5	125	62.5	31.25	15.62	7.81	
128	187.5	125	62.5	31.25	15.62	7.81	
256	187.5	125	62.5	31.25	15.62	7.81	
512	187.5	125	62.5	31.25	15.62	9.08	
1024	187.5	125	62.5	31.25	15.62	11.52	
2k	187.5	125	62.5	31.25	18.85	13.95	
4k	226.19	146.29	75.74	40.42	24.64	18.98	
8k	296.03	206.5	100.34	52.58	33.91	26.77	

www.3peak.com 11 / 32 BA20240802A0



Table 5. ENOB from RMS Noise at VDD = 3.3 V

Data						
Rate(SPS)	±6.144	±4.096	±2.048	±1.024	±0.512	±0.256
64	16	16	16	16	16	16
128	16	16	16	16	16	16
256	16	16	16	16	16	16
512	16	16	16	16	16	16
1024	16	16	16	16	16	16
2k	16	16	16	16	16	16
4k	16	16	16	16	16	16
8k	16	16	16	16	16	16

Table 6. Noise-Free Bits from Peak-to-Peak Noise at VDD = 3.3 V

Data	FSR (V)								
Rate(SPS)	±6.144	±4.096	±2.048	±1.024	±0.512	±0.256			
64	16	16	16	16	16	16			
128	16	16	16	16	16	16			
256	16	16	16	16	16	16			
512	16	16	16	16	16	15.8			
1024	16	16	16	16	16	15.4			
2k	16	16	16	16	15.7	15.2			
4k	15.7	15.8	15.7	15.6	15.3	14.7			
8k	15.3	15.3	15.3	15.3	14.9	14.2			

www.3peak.com 12 / 32 BA20240802A0



### **Detailed Description**

### Overview

The TPC6160IQ is a compact, low-power, 16-bit sigma-delta analog-to-digital converter (ADC) designed to minimize external circuitry and enhance performance. It incorporates a  $\Sigma\Delta$  ADC core with adjustable gain, an internal voltage reference, a clock oscillator, and an SPI interface. Additionally, it integrates a precise temperature sensor. The ADC core measures a differential signal, VIN, representing the difference between V(AINP) and V(AINN). The core features a differential, switched-capacitor  $\Sigma\Delta$  modulator followed by a digital filter, providing strong common-mode signal attenuation.

The device operates in single-shot or continuous-conversion modes, with single-shot mode saving power by performing one conversion upon request and entering a power-down state. In continuous-conversion mode, the ADC automatically initiates conversions, and data can be read at any time, reflecting the most recent completed conversion.

### **Functional Block Diagram**




Figure 12. TPC6160IQ Block Diagram

www.3peak.com 13 / 32 BA20240802A0



### **Feature Description**

#### Multiplexer

The TPC6160IQ is integrated with an input multiplexer (mux). It allows the measurement of either four single-ended signals or two differential signals. Also, the AIN0, AIN1, and AIN2 inputs can be differentially measured against AIN3. The configuration of the multiplexer is controlled by the MUX[2:0] bits in the Config register. In cases where single-ended signals are being measured, the negative input of the ADC is internally connected to GND through a switch within the multiplexer.

When single-ended inputs are being measured, the TPC6160IQ does not produce negative codes. Negative codes are indicative of negative differential signals, where  $(V_{(AINP)} - V_{(AINN))} < 0$ . Electrostatic discharge (ESD) diodes to VDD and GND serve to protect the ADC inputs. The TPC6160IQ is allowed to measure absolute negative input voltage down to -128 mV and still needs to prevent the ESD diodes from turning on; it is essential to maintain the absolute voltage on any input within the range specified in the following equation:

$$GND - 0.3 V < V_{(AINx)} < VDD + 0.3 V$$
 (3)

If there is a possibility that the voltages on the input pins may violate these conditions, it is advisable to employ external Schottky diodes and series resistors. This helps to limit the input current to safe values. Additionally, overdriving one unused input on the TPC6160IQ may impact conversions occurring on other input pins at that time. In cases where overdriving unused inputs is a possibility, it is recommended to clamp the signal using external Schottky diodes.

#### **Analog Inputs**

The TPC6160IQ employs a switched-capacitor input stage, where capacitors undergo a continuous charging and discharging process to measure the voltage between  $AIN_P$  and  $AIN_N$ . The equivalent resistance is determined by the values of the capacitors and the frequency at which they are switched.

The common-mode input impedance is determined by applying a common-mode signal to the shorted  $AIN_P$  and  $AIN_N$  inputs and measuring the average current consumed by each pin. The common-mode input impedance may vary depending on the selected full-scale range. The common-mode input impedance is denoted as  $Z_{CM}$ .

The differential input impedance is measured by applying a differential signal to the  $AlN_P$  and  $AlN_N$  inputs. The average current flowing through the input pins represents the differential current and scales with the selected full-scale range. The symbol  $Z_{DIFF}$  represents the differential input impedance.

Note that this unbuffered input path provides a dynamic load to the driving source. Therefore, resistor/capacitor combinations on the input pins can cause DC gain errors, depending on the output impedance of the source that is driving the ADC input. The table below shows the allowable external resistance/capacitance values such that no gain error at the 16-bit level is introduced when the data rate is within 2 kSPS.

Table 7. External R-C Combination for No 16-Bit Gain Error

R (Ω)	C (pF)
20	1000
50	400
100	200

#### Full-Scale Range (FSR) and LSB Size

The gain setting of PGA inside TPC6160IQ  $\Sigma\Delta$  ADC determines the input full-scale range (FSR). The full-scale range is configured by bits PGA[2:0] in the Config register, and can be set to  $\pm 6.144$  V,  $\pm 4.096$  V,  $\pm 2.048$  V,  $\pm 1.024$  V,  $\pm 0.512$  V, or  $\pm 0.256$  V.

www.3peak.com 14 / 32 BA20240802A0



The table below presents the Full-Scale Range (FSR) alongside the corresponding Least Significant Bit (LSB) size. The LSB size is calculated from the full-scale voltage using the formula in Equation 4. It is essential to ensure that the analog input voltage never exceeds the specified analog input voltage range limit provided in the Electrical Characteristics. If a VDD greater than 4 V is utilized, the  $\pm 6.144$ -V full-scale range allows input voltages to extend up to the supply voltage. It is important to note that in such cases or whenever the supply voltage is less than the full-scale range (e.g., VDD = 3.3 V and full-scale range =  $\pm 4.096$  V), a full-scale ADC output code cannot be achieved, resulting in a loss of dynamic range.

$$LSB = FSR/2^{16}$$
 (4)

Table 8. Full-Scale Range and Corresponding LSB Size

FSR	LSB Size
±6.144 V <sup>(1)</sup>	187.5 μV
±4.096 V <sup>(1)</sup>	125 μV
±2.048 V	62.5 μV
±1.024 V	31.25 μV
±0.512 V	15.625 μV
±0.256 V	7.8125 μV

<sup>(1)</sup> This parameter expresses the full-scale range of the ADC scaling. Do not apply more than VDD + 0.3 V to this device.

#### **Voltage Reference**

The TPC6160IQ integrates an internal voltage reference, and the use of an external reference is not supported with this device. Any errors associated with the initial voltage reference accuracy and its drift with temperature are accounted for in the gain error and gain drift specifications provided in the specifications.

### Oscillator

The TPC6160IQ features an integrated oscillator, eliminating the need for an external clock to drive the device. It's important to note that the internal oscillator may exhibit drift over temperature and time. Additionally, the output data rate scales proportionally with the oscillator frequency.

#### **Output Data Rate and Conversion Time**

The TPC6160IQ provides programmable output data rates. Use the DR[2:0] bits in the Config register to set output data rates of 64 SPS, 128 SPS, 256 SPS, 512 SPS, 1024 SPS, 2 kSPS, 4 kSPS, or 8 kSPS.

Conversions in the TPC6160IQ settle within a single cycle; thus, the conversion time is equal to 1/DR.

#### **Digital Comparator**

The TPC6160IQ integrates a digital comparator that can generate alerts through the ALERT/RDY pin. The COMP\_MODE bit within the Config register determines whether the comparator functions as a traditional comparator or a window comparator. In traditional comparator mode, the ALERT/RDY pin is asserted (typically active low) when the conversion data surpasses the threshold defined in the high-threshold register (Hi\_thresh). It remains asserted until the conversion data drops below the threshold specified in the low-threshold register (Lo\_thresh). Conversely, in window comparator mode, the ALERT/RDY pin is asserted when the conversion data either exceeds the value set in the Hi\_thresh register or falls below the value set in the Lo thresh register.

In both window and traditional comparator modes, the comparator's behavior after assertion can be adjusted using the COMP\_LAT bit within the Config register. When set, this feature causes the assertion to persist even if the input signal is within the threshold limits. Clearing this latched assertion is possible only through an SMBus alert response or by reading the Conversion register. Furthermore, the polarity of the ALERT/RDY pin can be configured as either active high or active low using the COMP\_POL bit in the Config register.

www.3peak.com 15 / 32 BA20240802A0



The comparator functionality extends to activating the ALERT/RDY pin only after a specified number of consecutive readings surpass the threshold values defined in the threshold registers (Hi\_thresh and Lo\_thresh). The COMP\_QUE[1:0] bits within the Config register control this behavior, allowing configuration for one, two, or four readings beyond the thresholds before triggering the ALERT/RDY pin. Alternatively, these bits can disable the comparator function entirely, placing the ALERT/RDY pin into a high state.

#### **Conversion Ready Pin**

The ALERT/RDY pin can alternatively function as a conversion ready indicator. By setting MSB of the Hi\_thresh register to 1 and that of the Lo\_thresh register to 0, the pin can be configured for this purpose. The COMP\_POL bit maintains its expected behavior in this mode. To keep the ALERT/RDY pin enabled and allow the conversion ready signal, any 2-bit value other than 11 should be set for the COMP\_QUE[1:0] bits. The COMP\_MODE and COMP\_LAT bits become inactive in this configuration. When used as a conversion ready pin, ALERT/RDY still requires a pullup resistor. In continuous-conversion mode, the TPC6160IQ produces an approximately 8-µs conversion ready pulse on the ALERT/RDY pin at the end of each conversion. In single-shot mode with COMP\_POL bit set to 0, the ALERT/RDY pin asserts high at the end of a conversion.




Figure 13. Conversion Ready Pulse in Continuous-Conversion Mode

### **SMbus Alert Response**

In latching comparator mode (COMP\_LAT = 1), the ALERT/RDY pin triggers when the comparator detects a conversion exceeding the upper or lower threshold value. This trigger is latched and can only be cleared by reading conversion data or by issuing a successful SMBus alert response and reading the asserting device's I<sup>2</sup>C address. If subsequent conversion data again exceeds the upper or lower threshold values, the pin reasserts. This reassertion does not impact conversions already in progress. The ALERT/RDY pin functions as an open-drain output, enabling multiple devices to share the same interface bus. When disabled, the pin maintains a high state to prevent interference with other devices on the bus line.

When the master detects that the ALERT/RDY pin has latched, it sends an SMBus alert command (00011001) to the  $I^2C$  bus. All ADC data converters on the  $I^2C$  bus with asserted ALERT/RDY pins respond to this command by transmitting their slave addresses. In cases where multiple devices on the  $I^2C$  bus have latched ALERT/RDY pins, arbitration occurs during the address response phase of the SMBus alert to determine which device will clear its assertion. The device with the lowest  $I^2C$  address wins arbitration and proceeds to clear its assertion. If a device loses arbitration, it does not clear the comparator output pin assertion. The master repeats the SMBus alert response process until all devices have cleared their respective assertions. In window comparator mode, the SMBus alert status bit indicates a logic 1 if signals exceed the high threshold and a logic 0 if signals exceed the low threshold.

www.3peak.com 16 / 32 BA20240802A0



### **Digital Interface**

## Device Functional Modes Reset and Power-Up

When the TPC6160IQ powers up, the device undergoes a reset procedure that results in the configuration register (Config register) having all its bits set to their default values. In its default state, the device enters a power-down mode upon startup. During this mode, the device's interface and digital blocks remain active, but no data conversions take place. This initial power-down state is designed to prevent systems with stringent power-supply requirements from experiencing a surge during the power-up phase.

The TPC6160IQ devices are designed to respond to  $I^2C$  general-call reset commands. Upon receiving a general call reset command (06h), the device initiates an internal reset procedure, like the actions taken during power-up.

#### **Operating Modes**

The TPC6160IQ operates in one of two modes: continuous-conversion or single-shot. The operating mode is determined by the state of the MODE bit in the Config register.

#### Single-Shot Mode and Power-Down

When the MODE bit in the Config register is set to 1, indicating single-shot mode, the TPC6160IQ enters a power-down state. This power-down state is the default state when power is first applied. While in this state, the device remains responsive to commands. The device will stay in the power-down state until a 1 is written to the single-shot (SS) bit in the Config register. When the SS bit is set, the device powers up, resets the SS bit to 0, and initiates a single conversion. Once the conversion is completed, and the conversion data are ready, the device returns to the power-down state. Attempting to write a 1 to the SS bit while a conversion is already in progress will have no effect. To switch to continuous-conversion mode, it is necessary to write a 0 to the MODE bit in the Config register.

#### **Continuous-Conversion Mode**

In continuous-conversion mode, where the MODE bit is set to 0, the TPC6160IQ consistently conducts conversions. Once a conversion is finished, the result is stored in the Conversion register, and the device promptly initiates another conversion. To transition to single-shot mode, one can write a 1 to the MODE bit in the Config register or perform a device reset.

#### **Duty Cycling for Low Power**

The noise performance of a  $\Sigma\Delta$  ADC typically improves at lower output data rates, as more samples of the internal modulator are averaged to produce a single conversion result. In scenarios where power consumption is critical consideration and the enhanced noise performance at low data rates is not essential, the TPC6160IQ provides support for duty cycling. This feature enables significant power savings by periodically requesting high data-rate readings at an effectively lower data rate.

www.3peak.com 17 / 32 BA20240802A0



## Programming I2C Interface

The I<sup>2</sup>C protocol is a serial communication protocol used for connecting multiple integrated circuits in a system. Both SDA and SCL lines are pulled high via pull-up resistors, and devices pull the lines low to signal data. It features a master-slave architecture, where one or more master devices communicate with one or more slave devices over a shared bus. However, TPC6160IQ can only be used as a slave device.

Connections to the I<sup>2</sup>C are established via the open-drain I/O lines, specifically SDA and SCL. SDA line carries the actual data being transmitted between the master and slave devices, and SCL line carries the clock signal generated by the master device to synchronize data transmission. Data transfer occurs in bytes (8 bits).

The bus protocol has been defined as follows:

- In the defined bus protocol, it's specified that data transfer can only be initiated when the bus is not currently engaged
  or "busy". This means that before starting any data transfer, it is essential to check and ensure that the bus is in an idle
  state, available for communication.
- The data line must maintain a stable state when the clock line is in a HIGH state. Any alterations or changes in the data line while the clock line is HIGH will be interpreted as control signals rather than data bits.
- Bus not busy: Both data and clock lines are HIGH.
- Start data transfer: During a start condition, the SDA (Serial Data) line transitions from high to low while the SCL (Serial Clock) line is high. This signals the beginning of a data transfer or communication session.
- Stop data transfer: During a stop condition, the SDA line transitions from low to high while the SCL line is high. This signals the end of the communication session, and the bus is released.
- Data valid: The data line (SDA) is considered to be in a state of valid data when, following a START condition, the data on
  the SDA line remains stable and can be reliably read for the entire duration of the HIGH period of the clock signal (SCL).
  There is one clock pulse per bit of data.
  - Each data transfer begins with a START condition and ends with a STOP condition. The number of data bytes that can be transferred between the START and STOP conditions is not limited and it is determined by the master device. After each byte of data is transferred, the receiving device (the slave) acknowledges the receipt of the data by sending an acknowledgment bit (ACK) or not-acknowledgment bit (NACK) as the ninth bit.
  - The I<sup>2</sup>C bus specification defines three different modes of operation based on clock rates: standard mode (100 kHz clock rate), fast mode (400 kHz clock rate), and highspeed mode (3.4 MHz clock rate). The device supports all the modes.
- Acknowledgment: This is a signal sent by the receiving device (usually a slave device) to acknowledge the successful receipt of data from the transmitting device (usually the master device) for each byte. After the transmission of each byte, the sender releases the SDA (Serial Data) line and waits for the receiver's acknowledgment. The receiver (slave) acknowledges the successful reception of the data byte by pulling the SDA line low for a brief moment during the ACK bit time (usually the ninth clock cycle). This brief low pulse of the SDA line serves as an acknowledgment, indicating that the data was received without error and that the receiver is ready to accept the next byte of data.

The address byte represents the initial byte received immediately after the master device initiates the START condition.

The last bit within the address byte, known as the  $R/\overline{W}$  (Read/Write) bit, specifies the type of operation to be executed. When the bit is set to 1, it signifies that a read operation is selected. Conversely, when the R/W bit is set to 0, it signifies a write operation. Following the initiation of the START condition, the device observes the state of the SDA bus. The slave device promptly responds by transmitting an acknowledge signal along the SDA line. This acknowledgment signal serves as confirmation that the ADC has identified the master's request and is prepared to proceed with the requested read or write operation.

#### **I2C Address Selection**

The address pin ADDR of TPC6160IQ is used for configuring the  $I^2C$  address of the device. This pin offers flexibility by allowing connection to different voltage levels or  $I^2C$  bus lines, enabling the selection of four distinct addresses, which are GND, VDD, SDA, and SCL. When using the SDA pin as the device address, it's important to ensure proper communication. To do so, hold the SDA line low for at least 100 ns after the SCL line goes low. This ensures accurate decoding of the address during  $I^2C$  communication. The table below illustrates the address configurations:

www.3peak.com 18 / 32 BA20240802A0



Table 9. ADDR Pin Connection and Corresponding Slave Address

ADDR Pin Connection	Slave Address
GND	1001000
VDD	1001001
SCL	1001010
SDA	1001011

#### **I2C General Call**

The TPC6160IQ can respond to the I<sup>2</sup>C general call address (0000000) when the eighth bit is 0. Upon receiving the general call address, the devices acknowledge it and await commands in the second byte of the I<sup>2</sup>C frame. If the second byte is 00000110 (06h), the TPC6160IQ resets internal registers and enters a power-down state.

#### **I2C Speed Modes**

The TPC6160IQ can be used as a slave receiver or slave transmitter. As a salve device, the TPC6160IQ is not able to drive the SCL line.

#### **Receive Mode**

In slave receive mode, the initial byte sent from the master to the slave comprises the 7-bit device address, followed by a low  $R/\overline{W}$  bit. Subsequently, the master transmits the Address Pointer register byte. The TPC6160IQ acknowledges the reception of the Address Pointer register byte. Following this, the next two bytes are written to the address specified by the register address pointer bits, P[1:0]. Each byte sent is acknowledged by the TPC6160IQ. Register bytes are transmitted with the most significant byte first, followed by the least significant byte.

#### **Transmit Mode**

In slave transmit mode, the master initiates communication by sending the 7-bit slave address followed by the high  $R/\overline{W}$  bit. This signals the slave to transmit data, indicating that the TPC6160IQ is being read from. Next, the slave sends the most significant byte of the register specified by the register address pointer bits, P[1:0]. The master acknowledges this byte. Subsequently, the slave sends the least significant byte, followed by another acknowledgment from the master. The master can terminate transmission after any byte by either not acknowledging or issuing a START or STOP condition.


### Writing To and Reading from the Registers

To access a specific register within the TPC6160IQ, the master initiates the process by writing the appropriate value to the register address pointer bits P[1:0] in the Address Pointer register. This action takes place immediately after transmitting the slave address byte, followed by the low  $R/\overline{W}$  bit, and upon receiving a successful acknowledgment from the slave. Once the Address Pointer register is written with the desired value, the slave acknowledges this action, after which the master concludes the process by issuing either a STOP or a repeated START condition on the bus.

When reading from the ADC, the register to be read is determined by the previous value written to bits P[1:0]. To switch to a different register for reading, a new value must be written to P[1:0]. This is achieved by the master issuing a slave address byte with the  $R/\overline{W}$  bit low, followed by the Address Pointer register byte. No additional data transmission is required, and the master can then conclude the operation by issuing a STOP condition. Subsequently, the master can initiate a new read operation by issuing a START condition followed by the slave address byte with the  $R/\overline{W}$  bit high. If repeated reads from the same register are required, there's no need to resend the Address Pointer register each time, as the TPC6160IQ retains the value of P[1:0] until it's altered by a subsequent write operation. However, for every write operation targeting a different register, the Address Pointer register must be updated accordingly.

www.3peak.com 19 / 32 BA20240802A0






- (1) The values of A0 and A1 are determined by the ADDR pin.
- (2) Master can leave SDA high to terminate a single-byte read operation.
- (3) Master can leave SDA high to terminate a two-byte read operation.

Figure 14. Timing Diagram for Reading From TPC6160IQ

www.3peak.com 20 / 32 BA20240802A0





(1) The values of A0 and A1 are determined by the ADDR pin.

Figure 15. Timing Diagram for Writing to TPC6160IQ

### **Data Format**

The TPC6160IQ outputs data in a 16-bit binary two's complement format. For a positive full-scale (+FS) input, the output code is 7FFFh, while a negative full-scale (-FS) input results in an output code of 8000h. The output codes clip at these values for signals that exceed the full-scale range. The table below provides a summary of the ideal output codes corresponding to different input signals.

Table 10. Input Signal versus Ideal Output Code

Input Signal, VIN (AIN <sub>P</sub> – AIN <sub>N</sub> )	Ideal Output Code <sup>(1)</sup>
$\geq$ FS (2 <sup>15</sup> – 1) / 2 <sup>15</sup>	7FFFh
FS / 2 <sup>15</sup>	0001h
0	0000h
-FS / 2 <sup>15</sup>	FFFFh
≤-FS	8000h

(1) Excludes the effects of noise, INL, offset, and gain errors.

www.3peak.com 21 / 32 BA20240802A0






Figure 16. Code Transition Diagram

www.3peak.com 22 / 32 BA20240802A0



### **Register Summary**

The TPC6160IQ features four accessible registers via I<sup>2</sup>C in address pointer register. The Conversion register is the result of the most recent conversion, while the Config register sets operating modes and inquiries about the device's status. The other registers Lo\_thresh and Hi\_thresh are configurable for the comparator threshold voltage.

### Address Pointer Register [reset = N/A]

All four registers are accessed by writing to the Address Pointer register.

Table 11. Address Pointer Register

7	6	5	4	3	2	1	0
0	0	0	0	0	0	P[1	1:0]
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-	-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 12. Address Point Register Field Descriptions** 

Bit	Field	Туре	Reset	Description
7:2	Reserved	W	0h	Always write 0h
1:0	P[1:0]	W	Oh	Register address pointer 00 : Conversion register 01 : Config register 10 : Lo_thresh register 11 : Hi_thresh register

### Conversion Register (P[1:0] = 0h) [reset = 0000h]

The 16-bit Conversion register stores the results of the latest conversion in binary twos complement format. After power-up, the register is reset to 0 and retains this value until the initial conversion is finished. Refer to the table below for the register format.

**Table 13. Conversion Register** 

15	14	13	12	11	10	9	8
D15	D14	D13	D12	D11	D10	D9	D8
R-0h							
7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0
R-0h							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 14. Conversion Register Field Descriptions** 

Bit	Field	Туре	Reset	Description
15:0	D[15:0]	R	0000h	16-bit conversion result

www.3peak.com 23 / 32 BA20240802A0



### Config Register (P[1:0] = 1h) [reset = 8583h]

The 16-bit Config register can be configured to set the TPC6160IQ operating mode, input selection, data rate, full-scale range, and comparator mode. The register format is shown in the table below.

Table 15. Config Register

15	14	13	12	11	10	9	8	
os	OS MUX[2:0]  R/W-1h R/W-0h				PGA[2:0]			
R/W-1h					R/W-2h			
7	7 6 5		4	3	2	1	0	
DR[2:0]		COMP_MOD E	COMP_POL	COMP_LAT	COMP_0	QUE[1:0]		
R/W-4h			R/W-0h	R/W-0h	R/W-0h	R/V	/-3h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 16. Config Register Field Descriptions** 

Bit	Field	Туре	Reset	Description
15	os	R/W	1h	Operation status or Single-shot conversion start This bit is used to configure the device operation status or start a single conversion. OS can only be written when in power- down state and has no effect when a conversion is ongoing. When writing: 0 = No effect 1 = Start a single conversion (when in power-down state) When reading: 0 = Device is currently performing a conversion 1 = Device is not currently performing a conversion
14:12	MUX[2:0]	R/W	0h	Input multiplexer configuration These bits configure the input multiplexer.  000 = AIN <sub>P</sub> is AIN0 and AIN <sub>N</sub> is AIN1 (default)  001 = AIN <sub>P</sub> is AIN0 and AIN <sub>N</sub> is AIN3  010 = AIN <sub>P</sub> is AIN1 and AIN <sub>N</sub> is AIN3  011 = AIN <sub>P</sub> is AIN2 and AIN <sub>N</sub> is AIN3  100 = AIN <sub>P</sub> is AIN0 and AIN <sub>N</sub> is GND  101 = AIN <sub>P</sub> is AIN1 and AIN <sub>N</sub> is GND  110 = AIN <sub>P</sub> is AIN2 and AIN <sub>N</sub> is GND  111 = AIN <sub>P</sub> is AIN3 and AIN <sub>N</sub> is GND
11:9	PGA[2:0]	R/W	2h	Programmable gain amplifier configuration  These bits configure the programmable gain amplifier.  000 = FSR is ±6.144 V (1)  001 = FSR is ±4.096 V (1)  010 = FSR is ±2.048 V (default)  011 = FSR is ±1.024 V  100 = FSR is ±0.512 V  101 = FSR is ±0.256 V

www.3peak.com 24 / 32 BA20240802A0



Bit	Field	Туре	Reset	Description
				110 = FSR is ±0.256 V
				111 = FSR is ±0.256 V
8	MODE	R/W	1h	Device operating mode  This bit controls the TPC6160IQ operating mode.  0 = Continuous-conversion mode  1 = Power-down and single-shot mode (default)
7:5	DR[2:0]	R/W	4h	Data rate These bits control the data-rate setting.  000 = 64 SPS  001 = 128 SPS  010 = 256 SPS  011 = 512 SPS  100 = 1024 SPS (default)  101 = 2 kSPS  110 = 4 kSPS  111 = 8 kSPS
4	COMP_MODE	R/W	Oh	Comparator mode  This bit configures the ADC comparator operation mode.  0 = Traditional comparator (default)  1 = Window comparator
3	COMP_POL	R/W	Oh	Alert polarity This bit sets the alert polarity of the ALERT/RDY pin 0 = Active low (default) 1 = Active high Ready polarity This bit sets the ready polarity of the ALERT/RDY pin in continuous-conversion mode 0 = Active low (default) 1 = Active high This bit sets the ready polarity of the ALERT/RDY pin in single-shot mode 0 = Active high (default) 1 = Active low
2	COMP_LAT	R/W	Oh	Latching comparator This bit sets whether the ALERT/RDY pin latches after being asserted or clears after conversions are within the margin of the upper and lower threshold values.  0 = Nonlatching comparator. The ALERT/RDY pin does not latch when asserted (default).  1 = Latching comparator function ensures that the ALERT/RDY pin remains latched until either the conversion data is read by the master or the master sends an appropriate SMBus alert response. In response, the device asserts its address, becoming the lowest address currently asserting the ALERT/RDY bus line

www.3peak.com 25 / 32 BA20240802A0



Bit	Field	Туре	Reset	Description
1:0	COMP_QUE[1:0]	R/W	3h	Comparator queue and disable These bits serve dual functions. When configured as 11, the comparator is deactivated, and the ALERT/RDY pin enters a high-impedance state. In any other configuration, the ALERT/RDY pin and the comparator function are enabled. The specific value set determines the number of consecutive conversions surpassing either the upper or lower threshold required to trigger the assertion of the ALERT/RDY pin. 00 = Assert after one conversion 01 = Assert after two conversions 10 = Assert after four conversions 11 = Disable comparator and set ALERT/RDY pin to high- impedance (default)

<sup>(1)</sup> This parameter expresses the full-scale range of the ADC scaling. Do not apply more than VDD + 0.3 V to this device.

www.3peak.com 26 / 32 BA20240802A0

R/W-0h

R/W-0h



# Automotive, I<sup>2</sup>C Interface, 16-Bit, 8 kSPS, 4-Channel Sigma-Delta ADC with Internal Reference

#### Lo thresh (P[1:0] = 2h) [reset = 8000h]

The lower threshold values utilized by the comparator are stored in two 16-bit registers in two's complement format. As the comparator functions as a digital comparator, it necessitates updating the values in these registers whenever there is a modification in the PGA (Programmable Gain Amplifier) settings.

Enabling the conversion-ready function of the ALERT/RDY pin involves setting the MSB of the Hi\_thresh register to 1 and the MSB of the Lo\_thresh register to 0. To utilize the comparator function of the ALERT/RDY pin effectively, it's imperative that the value in the Hi\_thresh register always surpasses that in the Lo\_thresh register. When configured in RDY mode, the ALERT/RDY pin outputs the OS bit in single-shot mode and delivers a continuous-conversion ready pulse in continuous-conversion mode.

15 14 13 12 11 10 9 8 Lo thresh15 Lo thresh14 Lo thresh13 Lo thresh12 Lo thresh11 Lo thresh10 Lo thresh9 Lo thresh8 R/W-1h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h 7 6 5 4 3 2 1 0 Lo thresh7 Lo thresh6 Lo thresh5 Lo\_thresh4 Lo\_thresh3 Lo\_thresh2 Lo\_thresh1 Lo thresh0

R/W-0h

R/W-0h

Table 17. Lo thresh Register

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

R/W-0h

#### Hi thresh (P[1:0] = 2h) [reset = 8000h]

R/W-0h

R/W-0h

The higher threshold values utilized by the comparator are stored in two 16-bit registers in two's complement format. As the comparator functions as a digital comparator, it necessitates updating the values in these registers whenever there is a modification in the PGA (Programmable Gain Amplifier) settings.

R/W-0h

Enabling the conversion-ready function of the ALERT/RDY pin involves setting the MSB of the Hi\_thresh register to 1 and the MSB of the Lo\_thresh register to 0. To utilize the comparator function of the ALERT/RDY pin effectively, it's imperative that the value in the Hi\_thresh register always surpasses that in the Lo\_thresh register. When configured in RDY mode, the ALERT/RDY pin outputs the OS bit in single-shot mode and delivers a continuous-conversion ready pulse in continuous-conversion mode.

Table 18. Hi\_thresh Register

15	14	13	12	11	10	9	8
Hi_thresh15	Hi_thresh14	Hi_thresh13	Hi_thresh12	Hi_thresh11	Hi_thresh10	Hi_thresh9	Hi_thresh8
R/W-0h	R/W-1h	R/W-1h	R/W-1h	lh R/W-1h	R/W-1h	R/W-1h	R/W-1h
7	6 5		4	3	2	1	0
Hi_thresh7	Hi_thresh6	Hi_thresh5	Hi_thresh4	Hi_thresh3	Hi_thresh2	Hi_thresh1	Hi_thresh0
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


Table 19. Lo\_thresh and Hi\_thresh Register Field Descriptions


Bit	Field Type		Reset	Description
15:0	Lo_thresh[15:0]	R/W	8000h	Low threshold value
15:0	Hi_thresh[15:0]	R/W	7FFFh	Hi threshold value


www.3peak.com 27 / 32 BA20240802A0



## **Tape and Reel Information**








Order Number	Package	D1 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	W0 (mm)	Pin1 Quadrant
TPC6160IQ-VS2R-S	MSOP10	330	17.6	5.3	3.4	1.4	8	12	Q1

www.3peak.com 28 / 32 BA20240802A0



## **Package Outline Dimensions**

### MSOP10





### **Order Information**

Order Number	Operating Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan	
TPC6160IQ-VS2R-S	−40 to 125°C	MSOP-10	616IQ	2	T&R, 3000	Green	

**Green**: 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

www.3peak.com 30 / 32 BA20240802A0



### IMPORTANT NOTICE AND DISCLAIMER

Copyright<sup>©</sup> 3PEAK 2012-2025. All rights reserved.

**Trademarks.** Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

**Performance Information.** Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

**Disclaimer.** 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.

www.3peak.com 31 / 32 BA20240802A0



This page intentionally left blank

www.3peak.com 32 / 32 BA20240802A0