

Features

- 16-Bit SAR ADC with Zero Latency
 Throughput Speed: 600 KSPS
- Unipolar, Differential Analog Input
 - -V_{REF} to V_{REF}
- External V_{REF}
- 2.5 V to V_{DD}
- High Linearity
 - INL: ±1 LSB (Typ)
 - DNL: ±0.5 LSB (Typ)
 - THD: -101 dB at 1 kHz
- High Dynamic Range and Noise Performance
 - SNR: 92 dB at 1 kHz
 - Dynamic Range: 92 dB at 1 kHz
- Serial Interface
 - SPI Compatible
- Daisy-Chain Is Supported
- Package: MSOP10
- Wide Operating Temperature Range
 - −40°C to +125°C

Applications

- Data Acquisitions
- Instruments
- Industry Measurement and Control
- Medical Equipment
- Automatic Test Equipment

Description

The TPC5160 is a 16-bit analog-to-digital converter (ADC). The device supports unipolar, differential input, and the input range is from $-V_{REF}$ to V_{REF} with a common-mode voltage of V_{REF} / 2.

The device operates with a 2.5-V to V_{DD} external reference.

The device offers an SPI-compatible interface, and supports daisy-chain operation for multiple device applications.

The device also offers an optional busy indicator bit, which can be used to synchronize with the host.

Typical Application Circuit





Table of Contents

Features	1
Applications	1
Description	1
Typical Application Circuit	1
Product Family Table	3
Revision History	3
Pin Configuration and Functions	4
Specifications	5
Absolute Maximum Ratings ⁽¹⁾	5
ESD, Electrostatic Discharge Protection	5
Recommended Operating Conditions	5
Thermal Information	5
Electrical Characteristics	6
Timing Requirements ⁽¹⁾	8
Typical Performance Characteristics	9
Detailed Description	10
Overview	10
Feature Description	10
Application and Implementation	18
Typical Application	18
Tape and Reel Information	19
Package Outline Dimensions	20
MSOP10	20
Order Information	21
IMPORTANT NOTICE AND DISCLAIMER	22



Product Family Table

Order Number	Resolution	Input Range	Throughput Speed	Package
TPC5160-VS2R	16	-VREF to VREF	600 KSPS	MSOP10

Revision History

Date	Revision	Notes
2022-05-23	Rev.Pre.0	Pre-released version
2023-04-19	Rev.Pre.1	Updated diagram and EC table
2023-07-10	Rev.A.0	Initial release
2024-11-28	Rev.A.1	Updated to a new datasheet format
2024-11-20	Rev.A. I	Updated tape and reel information



Pin Configuration and Functions





P	Pin	1/0	Description
No.	Name	I/O	Description
1	REF	I	Reference voltage.
2	V _{DD}	0	Power supply.
3	IN+	0	Positive analog Input.
4	IN-	I	Negative analog Input.
5	GND	_	Power ground.
6	CNV		 Conversion input. It initiates the conversions of the device and selects the interface mode together with SDI. 1. Chain mode: SDI is low during CNV rising edge; 2. CS mode: SDI is high during CNV rising edge.
7	SDO		Serial data output.
8	SCK		Serial data clock.
9	SDI		Serial data input. It selects the serial mode together with CNV.
10	V _{IO}		Digital interface power.



Specifications

Absolute Maximum Ratings ⁽¹⁾

	Parameter	Min	Мах	Unit
Analog	IN+, IN- to GND	-0.3	V _{DD} + 0.3	V
Voltage	V _{REF} to GND	-0.3	V _{DD} + 0.3	V
Digital	Digital Inputs to GND	-0.3	V _{IO} + 0.3	V
Voltage	Digital Outputs to GND	-0.3	V _{IO} + 0.3	V
Supply	V _{DD} to GND	-0.3	6	V
Voltage	V _{IO} to GND	-0.3	V _{DD} + 0.3	V
TJ	Maximum Junction Temperature	-40	150	°C
TA	Operating Temperature Range	-40	125	°C
T _{STG}	Storage Temperature Range	-65	150	°C
TL	Lead Temperature (Soldering 10 sec)		260	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

ESD, Electrostatic Discharge Protection

Symbol	Parameter	Condition	Minimum Level	Unit
HBM	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Recommended Operating Conditions

	Parameter	Min	Тур	Max	Unit
V _{DD}		4.5	5	5.5	V
REF		2.5	5	V _{DD}	V
VIO		1.71	3.3	V _{DD}	V

Thermal Information

Package Type	θ _{JA}	θյς	Unit
MSOP10	125	48	°C/W



Electrical Characteristics

All test conditions: V_{DD} = 5 V, V_{IO} = 1.71 V to 5 V, T_A = -40°C to +125°C, unless otherwise noted.

Symbol	Parameter	Con	ditions	Min	Тур	Max	Unit
AC Accu	iracy ⁽¹⁾						1
			R _{EF} = 5 V	87.5	92		dB
SNR	Signal-to-Noise Ratio	fin = 1 kHz	R _{EF} = 3 V	86	90		dB
	Signal-to-Noise and Distortion		R _{EF} = 5 V		91.5		dB
SINAD	Ratio	fin = 1 kHz	R _{EF} = 3 V		89.5		dB
			R _{EF} = 5 V		92		dB
	Dynamic Range	fin = 1 kHz	R _{EF} = 3 V		90		dB
THD	Total Harmonic Distortion	fin = 1 kHz	R _{EF} = 5 V		-101		dB
SFDR	Spurious-Free Dynamic Range	fin = 1 kHz	R _{EF} = 5 V		-104		dB
DC Accu	iracy	1	1	1			1
	Resolution	No missing	code	16			Bits
		REF = 5 V		-0.99	±0.5	1	LSB
DNL	Differential Nonlinearity	REF = 3 V			±0.5		LSB
		REF = 5 V		-3.2	±1	3.2	LSB
INL	Integral Nonlinearity	REF = 3 V			±1		LSB
		REF = 5 V			0.6		LSB
	Transition Noise	REF = 3 V			1		LSB
GE	Gain Error			-16	±5	16	LSB
	Gain Error Drift				±0.35		ppm/°C
	Zero Code Error			-0.8	±0.08	0.8	mV
	Zero Code Error Drift				±0.35		ppm/°C
	Power Supply Sensitivity	A _{VDD} ± 5%			±1.5		LSB
Analog I	nput	1		1 1		1	I
	Voltage Range	(IN+) – (IN-	-)	-V _{REF}		V _{REF}	V
	Common-Mode Input Range (1)			V _{REF} /2 – 0.1		V _{REF} /2 + 0.1	
		IN+		-0.1		V _{REF} + 0.1	V
	Operating Input Voltage	IN-		-0.1		V _{REF} +0.1	V
	Analog Input CMRR				60		dB
	Leakage Current at 25°C				1		nA
CIN	Input Capacitance				33		pF
Through	put						
	Conversion Rate		up to 85°C, above 85°C C		0.6		MHz



Symbol	Parameter	Con	ditions	Min	Тур	Max	Unit
		V _{IO} ≥ 1.71 V up to 125°0	/, V _{IO} ≤ 3.3 V C		0.6		MHz
	Acquisition Time				860		ns
	Conversion time				780		ns
	Transient Response				860		ns
Referen	ce	·					
	Reference Voltage Range ⁽¹⁾			2.5		Vdd	V
	Reference Load Current	600 KSPS,	REF = 5 V		130		μA
Samplin	g Dynamics	·					
f-3dB	−3-dB Bandwidth				20		MHz
	Aperture Delay				4		ns
Digital Ir	nput	·					
VIH	High-Level Input Voltage	V _{IO} > 3 V		0.7 × V _{IO}			V
VIL	Low-Level Input Voltage	V _{IO} > 3 V				0.3 × V _{IO}	V
VIH	High-Level Input Voltage	V _{IO} ≤ 3 V		0.7 × V _{IO}			V
VIL	Low-Level Input Voltage	V _{I0} ≤ 3 V				0.3 × V _{IO}	V
lін	High-Level Input Current	Input curre	nt	-1		1	μA
l _{IL}	Low-Level Input Current	Input currer	nt	-1		1	μA
Digital C	Dutput						
	Data Format			Serial	16-bit straigh	it binary	
	Pipeline Delay				esults availab completed cor	le immediately version	
Vон	Logic-High Output Voltage	Current sou	urce = 500 µA	V _{IO} – 0.2			V
Vol	Logic-Low Output Voltage	Current sin	k = 500 μA			0.2	V
Power S	upply			1			
Vdd				4.5		5.5	V
V _{IO}				1.8		V _{DD}	V
	Standby Current				3200		μA
	N. Ourmant	Operating	f _s = 1 kHz		3.3		mA
IVDD	V _{DD} Current	Operating	f _s = 600 kHz		4.8		mA

(1) Parameters are provided by lab bench tests and design simulation.



Timing Requirements ⁽¹⁾

All test conditions: V_{DD} = 5 V, V_{IO} = 1.71 V to 5 V, T_A = -40°C to +125°C, C_{LOAD} = 20 pF, unless otherwise noted.

Symbol	Parameter	Min	Тур	Max	Unit
t _{CONV}	Conversion Time: CNV Rising Edge to Data Available	772	812	853	ns
t _{ACQ}	Acquisition Time	813			ns
t _{CYC}	Time Between Conversions	1666			ns
t _{CNVH}	CNV Pulse Width (CS Mode)	9			ns
t _{SCK}	SCK Period (CS Mode)				
	V _{IO} above 4.5 V	16			ns
	V _{IO} above 3.3 V	17			ns
	V _{IO} above 1.7 V	25			ns
t _{SCK}	SCK Period (Chain Mode)				
	V _{IO} above 4.5 V	16			ns
	V _{IO} above 3.3 V	17			ns
	V _{IO} above 1.7 V	25			ns
t _{SCKL}	SCK Low Time	5			ns
t _{scкн}	SCK High Time	5			ns
t _{HSDO}	SCK Falling Edge to Data Remains Valid	3.5			ns
t _{DSDO}	SCK Falling Edge to Data Valid Delay				
	V _{IO} above 4.5 V			14	ns
	V _{IO} above 3.3 V			15	ns
	V _{IO} above 1.7 V			23	ns
t _{EN}	CNV or SDI Low to SDO D15 MSB Valid (CS Mode)				
	V _{IO} above 4.5 V			12	ns
	V _{IO} above 3.3 V			13	ns
	V _{IO} above 1.7 V			21	ns
t _{DIS}	CNV or SDI High or Last SCK Falling Edge to SDO High Impedance (CS Mode)			10	ns
tSSDICNV	SDI Valid Setup Time from CNV Rising Edge	8			ns
t HSDICNV	SDI Valid Hold Time from CNV Rising Edge (CS Mode)	0			ns
t HSDICNV	SDI Valid Hold Time from CNV Rising Edge (Chain Mode)	0			ns
tssckcnv	SCK Valid Setup Time from CNV Rising Edge (Chain Mode)	8			ns
tнscксnv	SCK Valid Hold Time from CNV Rising Edge (Chain Mode)	0.5			ns
tssdisck	SDI Valid Setup Time from SCK Falling Edge (Chain Mode)	0			ns
t _{HSDISCK}	SDI Valid Hold Time from SCK Falling Edge (Chain Mode)	0.5			ns
tDSDOSDI	SDI High to SDO High (Chain Mode with Busy Indicator)			9	ns

(1) Parameters are provided by lab bench tests and design simulation.



Typical Performance Characteristics

All test conditions: V_{DD} = 5 V, T_A = +25°C, unless otherwise noted.





Detailed Description

Overview

The TPC5160 is a 16-bit successive approximation register (SAR) ADC. The device is capable of converting analog input into digital output without latency or pipeline delay, so it is ideal for multiple-channel applications.

When a conversion is initiated, the analog input is sampled on the internal capacitor, and then converted based on charge redistribution with an internal clock. During conversion, the input is disconnected from the internal capacitor.

After conversion, the device reconnects the sampling capacitors to input pins, and enters the acquisition phase.

Feature Description

Analog Input

Figure 4 is the equivalent input sampling circuit. The sampling switch is represented by a resistance in series with the ideal switch. The electrostatic discharge (ESD) protection diodes from both analog inputs are also shown in Figure 4.



Figure 4. Equivalent Input Sampling Circuit

Reference

The device operates with an external reference voltage. During conversion, internal capacitors are switched on to the reference terminal, and the dynamic charge is required. The switching frequency is proportional to the internal conversion clock frequency. A reference driver circuit is required to support the dynamic charge so that the noise and linearity performance of the device is not degraded.

ADC Transfer Function

The TPC5160 is a unipolar, differential input device, and the output is in two's complement form.

The transfer equation is shown in the following table:

Description	Analog Input	Digital Output Code (Hex)
Full-Scale Range	2 × V _{REF}	-
Least Significant Bit (LSB)	2 × V _{REF} / 65536	-
Positive Full Scale	V _{REF} – 1 LSB	7FFF
Midscale	0 V	0000
Midscale – 1 LSB	0 – 1 LSB	FFFF
Negative Full Scale	-V _{REF}	8000



Device Function Modes

The device offers \overline{CS} mode and daisy-chain mode for interfacing with the host.

The mode in which the device operates depends on the SDI level when the CNV rising edge occurs. The device operates in \overline{CS} mode if SDI is high at the CNV rising edge. If SDI is low at the CNV rising edge, or if SDI and CNV are connected, the device operates in daisy-chain mode.

In $\overline{\text{CS}}$ mode, the device is compatible with SPI hosts. This interface can use a 3-wire or 4-wire interface. The 3-wire interface uses the CNV, SCK, and SDO signals and minimizes the wiring connections, so it is useful for isolation applications. The 4-wire interface uses the SDI, CNV, SCK, and SDO signals and allows users to sample the analog input independent of the serial interface timing, so it is useful for controlling an individual device while having multiple similar devices on the board.

In daisy-chain mode, multiple devices can be cascaded on a single data line similar to a shift register. This mode is useful for reducing component count and signal traces on the board.

In both modes, the device can operate with or without a busy indicator, where the busy indicator is a bit preceding the output data bits that can be used to interrupt the digital host and trigger the data transfer.

CS Mode

The device operates in \overline{CS} mode if SDI is high at the CNV rising edge. There are four different interface options available in this mode: 3-wire \overline{CS} mode without a busy indicator, 3-wire \overline{CS} mode with a busy indicator, 4-wire \overline{CS} mode without a busy indicator.

3-Wire CS Mode without a Busy Indicator

This mode is useful when a single ADC is connected to an SPI-compatible digital host.

In this mode, SDI can be connected to V_{IO} . A CNV rising edge samples the input signal, causes the device to enter a conversion phase, and forces SDO to 3-state. Conversion is done with an internal clock and continues regardless of the state of CNV. Therefore, CNV can be pulled low then to select other devices on the board.

However, CNV must return and be held high before the conversion time elapses. A high level of CNV at the end of the conversion ensures that the device does not generate a busy indicator.



Figure 5. Connection Diagram: 3-Wire CS Mode without Busy Indicator





Figure 6. Timing Diagram: 3-Wire CS Mode without Busy Indicator

On the CNV falling edge, SDO comes out of 3-state and the device outputs the MSB of the data at first, and then low data bits on subsequent SCK falling edges.

The data is valid on both SCK edges. The rising edge can be used to capture the data, and the SCK falling edge allows a faster reading rate if there is an acceptable hold time.

SDO goes to 3-state after the 16th SCK falling edge or when CNV goes high, whichever occurs first.

3-Wire CS Mode with a Busy Indicator

This mode is useful when a single ADC is connected to an SPI-compatible digital host and an interrupt-driven data transfer is required.

In this mode, SDI can be connected to V_{IO} . A CNV rising edge samples the input signal, causes the device to enter a conversion phase, and forces SDO to 3-state.

Conversion is done with an internal clock and continues regardless of the state of CNV. Therefore, CNV can be pulled low to select other devices on the board.

A pull-up resistor on the SDO pin ensures that the IRQ pin of the digital host is held high when the SDO is in 3-state.

However, CNV must be pulled low before the conversion time elapses. A low level of CNV at the end of the conversion ensures that the device generates a busy indicator.



Figure 7. Connection Diagram: 3-Wire CS Mode with a Busy Indicator





Figure 8. Timing Diagram: 3-Wire CS Mode with a Busy Indicator

When the conversion is complete, the device enters an acquisition state. SDO comes out of 3-state, and outputs a busy indicator bit (low level). This feature provides a high-to-low transition on the IRQ pin of the digital host.

Then the data bits are clocked out on the subsequent SCLK falling edges, MSB first.

The data is valid on both SCK edges. The rising edge can be used to capture the data, and the SCK falling edge allows a faster reading rate if there is an acceptable hold time.

SDO goes to 3-state after the 17th SCK falling edge or when CNV goes high, whichever occurs first.

4-Wire CS Mode without a Busy Indicator

This mode is useful when one or more ADCs are connected to an SPI-compatible digital host. Following is the connection diagram of the two ADCs.

In this mode, SDI is controlled by the digital host and functions as \overline{CS} .











When SDI is high, a CNV rising edge samples the input signal, causes the device to enter a conversion phase, and forces SDO to 3-state.

In this mode, CNV must be held high from the start of the conversion until all data bits are read.

Conversion is done with the internal clock regardless of the state of SDI. Therefore, SDI (functioning as \overline{CS}) can be pulled low to select other devices on the board.

However, SDI must return and be held high before the conversion time elapses. A high level of SDI at the end of the conversion ensures that the device does not generate a busy indicator.

On the SDI falling edge, SDO comes out of 3-state and the device outputs the MSB of the data at first, and then low data bits on subsequent SCK falling edges.

The data is valid on both SCK edges. The rising edge can be used to capture the data, and the SCK falling edge allows a faster reading rate if there is an acceptable hold time.

SDO goes to 3-state after the 16th SCK falling edge or when SDI goes high, whichever occurs first.

When multiple devices are connected on the same data bus, the SDI of the second device (functioning as \overline{CS} for the second device) can go low after the first device data are read, and the SDO of the first device is in 3-state.

Care must be taken so that the CNV and SDO of the devices are not low together during the read cycle.

4-Wire CS Mode with a Busy Indicator

This mode is most useful when a single ADC is connected to a digital host and an interrupt-driven data transfer is desired.

In this mode, SDI is controlled by the digital host and functions as \overline{CS} .

A pull-up resistor on the SDO pin ensures that the \overline{IRQ} pin of the digital host is held high when SDO is in 3-state. When SDI is high, a CNV rising edge samples the input signal, causes the device to enter a conversion phase, and forces SDO to 3-state.

In this mode, CNV must be held high from the start of the conversion until all data bits are read.

Conversion is done with the internal clock regardless of the state of SDI. Therefore, SDI (functioning as \overline{CS}) can be pulled low to select other devices on the board.

However, CNV must be pulled low before conversion time elapses. A low level of CNV at the end of the conversion ensures that the device generates a busy indicator.



Figure 11. Connection Diagram: 4-Wire CS Mode with a Busy Indicator





Figure 12. Timing Diagram: 4-Wire CS Mode with a Busy Indicator

When the conversion is complete, the device enters an acquisition state. SDO comes out of 3-state, and outputs a busy indicator bit (low level). This feature provides a high-to-low transition on the IRQ pin of the digital host.

Then the data bits are clocked out on the subsequent SCLK falling edges, MSB first.

The data is valid on both SCK edges. The rising edge can be used to capture the data, and the SCK falling edge allows a faster reading rate if there is an acceptable hold time.

SDO goes to 3-state after the 17th SCK falling edge or when SDI goes high, whichever occurs first.

Care must be taken so that the CNV and SDO of the devices are not low together during the read cycle.

Daisy-Chain Mode

Daisy-chain mode is selected if SDI is low at the CNV rising edge or if SDI and CNV are connected.

Daisy-Chain Mode without a Busy Indicator

This mode is useful in applications where the digital host has limited interfacing capability with multiple ADCs.

In this mode, the CNV pins of all ADCs in the chain are connected and controlled by a single pin of the digital host. The SCK pins are also connected and controlled by a single pin of the digital host.



Figure 13. Connection Diagram: Daisy-Chain Mode without Busy Indicator





Figure 14. Timing Diagram: Daisy-Chain Mode without Busy Indicator

The SDO pin is driven low when SDI and CNV are both low.

A CNV rising edge with SDI low selects daisy-chain mode, samples the analog input, and causes the device to enter a conversion phase.

In this mode, CNV must remain high from the start of the conversion until all data bits are read. When started, the conversion continues with an internal clock, regardless of the state of SCK.

However, SCK must be low at the CNV rising edge so that the device does not generate a busy indicator at the end of the conversion.

At the end of the conversion, every ADC in the chain outputs the MSB bit of the conversion result on its own SDO pin. The internal shift register of each ADC latches the data available on its SDI pin and shifts out the next bit of data on its SDO pin on every subsequent SCK falling edge.

Therefore, the digital host receives the data of ADC N at first (MSB first), followed by the data of ADC N–1, and so on. A total of 16 x N SCK falling edges are required to capture the outputs of all N devices in the chain. The data is valid on both SCK edges. The rising edge can be used to capture the data, and the SCK falling edge allows a faster reading rate if there is an acceptable hold time.

Daisy-Chain Mode with a Busy Indicator

This mode is useful in applications where the digital host has limited interfacing capability with multiple ADCs, and an interrupt-driven data transfer is desired.

In this mode, the CNV pins of all ADCs in the chain are connected and are controlled by a single pin of the digital host. The SCK pins are also connected and controlled by a single pin of the digital host.



Figure 15. Connection Diagram: Daisy-Chain Mode with a Busy Indicator





Figure 16. Timing Diagram: Daisy-Chain Mode with a Busy Indicator

The SDO pin is driven low when SDI and CNV are both low.

A CNV rising edge with SDI low selects daisy-chain mode, samples the analog input, and causes the device to enter a conversion phase.

In this mode, CNV must remain high from the start of the conversion until all data bits are read. When started, the conversion continues with an internal clock, regardless of the state of SCK.

However, SCK must be high at the CNV rising edge so that the device generates a busy indicator at the end of the conversion.

At the end of conversion, every ADC in the chain forces its SDO pin high, providing a low-to-high transition on the \overline{IRQ} pin of the digital host. The internal shift register of each ADC latches the data available on its SDI pin and shifts out the next bit of data on its SDO pin on every subsequent SCK falling edge. Therefore, the digital host receives the interrupt signal followed by the data of ADC N (MSB first), and then the data of ADC N–1, and so on. A total of (16 × N) + 1 SCK falling edges are required to capture the outputs of all N devices in the chain. The busy indicator bits of ADC 1 to ADC N–1 do not propagate to the next device in the chain.

The data is valid on both SCK edges. The rising edge can be used to capture the data, and the SCK falling edge allows a faster reading rate if there is an acceptable hold time.

Power Supply Sequence

The recommended power supply sequence is listed below:

- 1. Power-up: $V_{DD} \rightarrow V_{IO} \rightarrow REF \rightarrow$ Analog Input. It should be noted that REF and the analog input must be applied after V_{DD} . However, the device is insensitive to the V_{DD} and V_{IO} sequence, which means V_{IO} can be applied before V_{DD} . Besides, it's high-Z status for the digital input pins without V_{DD} and V_{IO} applied, and digital signals on these pins do not cause any issue even if V_{DD} and V_{IO} are gone;
- 2. Power-down: Analog Input $\rightarrow \text{REF} \rightarrow \text{V}_{\text{IO}} \rightarrow \text{V}_{\text{DD}}.$



Application and Implementation

Information in the following application sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

Note

Typical Application

Figure 17 shows the typical application schematic.



Figure 17. Typical Application Circuit



TPC5160

16-Bit SAR ADC with Full Differential Input

Tape and Reel Information



Order Number	Package	D1 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	W0 (mm)	Pin1 Quadrant
TPC5160-VS2R	MSOP10	330	17.6	5.3	3.4	1.4	8	12	Q1



Package Outline Dimensions

MSOP10





Order Information

Order Number	Operating Temperature Range Package		Marking Information	MSL	Transport Media, Quantity	Eco Plan
TPC5160-VS2R	−40 to 125°C	MSOP10	5160	1	Tape and Reel, 3000	Green

Green: 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.



IMPORTANT NOTICE AND DISCLAIMER

Copyright[©] 3PEAK 2012-2025. All rights reserved.

Trademarks. Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

Performance Information. Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

Disclaimer. 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.