

Features

- Octal, 16-/12-Bit Pin-Compatible DACs
 - TPC116S8: 16 Bits
 - TPC112S8: 12 Bits
- Low Power Consumption (1.6 mA typ)
- Differential Nonlinearity: ± 1 LSB (Max)
- Glitch Energy: 2 nV-s
- Power-on Reset to Zero
- Supply Range: 2.7 V to 5.5 V
- Buffered Rail-to-Rail Output Operation
- Safe Power-on Reset (POR) to Zero DAC Output
- Fast 30-MHz, 3-Wire SPI/QSPI/MICROWIRE-Compatible Serial Interface
- Schmitt-Trigger Inputs for Direct Optocoupler Interface
- SYNC Interrupt Facility
- Available in QFN4X4-16 and TSSOP16 Package

Applications

- Gain and Offset Adjustment
- Process Control and Servo Loops
- Programmable Voltage and Current Sources
- Programmable Attenuators
- Automatic Test Equipment

Description

The TPC116S8/TPC112S8 are pin-compatible 16-bit and 12-bit digital-to-analog converters. The series of products are eight-channel, low-power, and buffered voltage-out DACs and are guaranteed monotonic by design. The devices use a precision external reference applied through the high-resistance input for rail-to-rail operation and low system power consumption.

The TPC116S8/TPC112S8 accept a wide 2.7-V to 5.5-V supply voltage range. The parts incorporate a power-on reset circuit to ensure that the DAC output powers up to 0 V and remains there until a valid write takes place.

The on-chip precision output amplifier of the TPC116S8/TPC112S8 allows rail-to-rail output swing to be achieved. For remote sensing applications, the inverting input of the output amplifier is available to users. The TPC116S8/TPC112S8 use a versatile 3-wire serial interface that operates at clock rates up to 30 MHz and is compatible with standard SPI[®], QSPI[™], MICROWIRE[™], and DSP interface standards.

The TPC116S8/TPC112S8 are available in the small-sized TSSOP16 package. All packages are specified over the -40°C to $+125^{\circ}\text{C}$ extended industrial temperature range.

Table of Contents

Features	1
Applications	1
Description	1
Revision History	3
Pin Configuration and Functions	4
Specifications	6
Absolute Maximum Ratings ⁽¹⁾	6
ESD, Electrostatic Discharge Protection.....	6
Thermal Information.....	6
Electrical Characteristics.....	7
Serial Write Operation.....	8
Typical Performance Characteristics.....	10
Detailed Description	13
Overview.....	13
Functional Block Diagram.....	13
Application and Implementation	14
Application Information	14
Package Outline Dimensions	16
TSSOP16.....	16
QFN4X4-16.....	17
Order Information	18
IMPORTANT NOTICE AND DISCLAIMER	19

Revision History

Date	Revision	Notes
2018-9-7	Rev.1.0	Initial release
2022-7-5	Rev.1.1	Correct description typo.
2023-4-21	Rev.1.2	Correct T _{CSA} parameter typo.
2024-12-26	Rev.A.1	Updated to a new datasheet format Added IO information in the Pin Configuration and Functions Added the MSL in the Order Information Updated the Package Outline Dimensions.

Pin Configuration and Functions

TPC11xS8
TSSOP16
Top View

TPC11xS8
QFN4X4-16
Top View





Table 1. Pin Functions

Pin No.		Name	I/O	Description
TSSOP16	QFN4X4-16			
1	15	$\overline{\text{LDAC}}$	I	<ul style="list-style-type: none"> Load DAC. When the LOAD signal is high, no DAC output updates occur when the input digital data is read into the serial interface. The DAC outputs are only updated when the LDAC is low.
2	16	$\overline{\text{SYNC}}$	I	<ul style="list-style-type: none"> Level-triggered control input (active LOW). This is the frame synchronization signal for the input data. When $\overline{\text{SYNC}}$ goes LOW, it enables the input shift register and the data is transferred in on the falling edges of the following clocks.
3	1	VDD	P	Power supply input, 2.7 V to 5.5 V.
4	2	VOUTA	O	DACA output.
5	3	VOUTB	O	DACB output.
6	4	VOUTC	O	DACC output.
7	5	VOUTD	O	DACD output.
8	6	VREFIN	I	Reference voltage input.
9	7	$\overline{\text{CLR}}$	I	<ul style="list-style-type: none"> Active Low. When it goes low, the DAC register is cleared and the DAC output is reset to zero.
10	8	VOUTH	O	DACH output.
11	9	VOUTG	O	DACG output.

Octal 16-/12-Bit, Low-Power, High-Performance DACs

Pin No.		Name	I/O	Description
TSSOP1 6	QFN4X4- 16			
12	10	VOUTF	O	DACF output.
13	11	VOUTE	O	DACE output.
14	12	GND	GND	Ground reference point for all circuitry on the part.
15	13	DIN	I	<ul style="list-style-type: none"> Serial data input. The data is clocked into the 16-/24-bit input shift register on each falling edge of the serial clock input. Schmitt-Trigger logic input.
16	14	SCLK	I	<ul style="list-style-type: none"> Serial clock input. The data can be transferred at rates up to 30 MHz. Schmitt-Trigger logic input.
	Thermal PAD	Thermal PAD	-	<ul style="list-style-type: none"> Connected to GND internally. Suggest to connect it to GND.

Specifications

Absolute Maximum Ratings ⁽¹⁾

Parameter		Min	Max	Unit
	Supply Voltage: $V^+ - V^-$ ⁽²⁾		7	V
	Input Voltage	$V^- - 0.3$	$V^+ + 0.3$	V
	Input Current: $+I_N, -I_N$ ⁽³⁾	-20	20	mA
	Output Short-Circuit Duration ⁽⁴⁾		Indefinite	
T_A	Operating Temperature Range	-40	125	°C
T_J	Maximum Junction Temperature		150	°C
T_{STG}	Storage Temperature Range	-65	150	°C
T_L	Lead Temperature (Soldering, 10 sec)		260	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

(2) The supplies must be established simultaneously, with, or before, the application of any input signals.

(3) The inputs are protected by ESD protection diodes to each power supply. If the input extends more than 500 mV beyond the power supply, the input current should be limited to less than 10 mA.

(4) A heat sink may be required to keep the junction temperature below the absolute maximum. This depends on the power supply voltage and how many amplifiers are shorted. Thermal resistance varies with the amount of PC board metal connected to the package. The specified values are for short traces connected to the leads.

ESD, Electrostatic Discharge Protection

Symbol	Parameter	Condition	Minimum Level	Unit
HBM	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	8	kV
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002 ⁽²⁾	2	kV

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Thermal Information

Package Type	θ_{JA}	θ_{JC}	Unit
TSSOP16	180	35	°C/W

Electrical Characteristics

All test conditions: $V_{DD} = 5\text{ V}$, $V_{REF} = 5\text{ V}$, $C_L = 100\text{ pF}$, $R_L = 10\text{ k}\Omega$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, unless otherwise noted. Typical values are at $T_A = +25^\circ\text{C}$.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Static Accuracy ⁽¹⁾						
N	Resolution	TPC112S8	12			Bits
		TPC116S8	16			
INL	Integral Nonlinearity	TPC112S8 (12-bit) ⁽²⁾	-1	± 0.25	1	LSB
		TPC116S8 (16-bit) ⁽²⁾	-16	± 8	16	
DNL	Differential Nonlinearity	TPC112S8 (12-bit) ⁽²⁾	-1	± 0.05	1	LSB
		TPC116S8 (16-bit) ⁽²⁾	-1	± 0.5	1	
OE	Zero Offset Error			6.5	30	mV
	Full-Scale Offset Error		-30	0	30	mV
	Offset-Error Drift			± 1		$\mu\text{V}/^\circ\text{C}$
GE	Gain Error		-0.3	± 0.13	0.3	%FS
	Gain Temperature Coefficient			± 2		ppmFS/ $^\circ\text{C}$
Reference Input						
V_{REF}	Reference-Input Voltage Range		0.5		V_{DD}	V
R_{REF}	Reference-Input Impedance			333		k Ω
DAC Output						
	Output Voltage Range		0		V_{REF}	V
	DC Output Impedance			0.1		Ω
C_L	Capacitive Load ⁽³⁾	Series resistance = 0 Ω			0.1	nF
		Series resistance = 1 k Ω			15	μF
R_L	Resistive Load ⁽³⁾		5			k Ω
	Short-Circuit Current	$V_{DD} = 5.5\text{ V}$		35		mA
	Power-up Time	From power-down mode		25		μs
Digital Inputs (SCLK, DIN, $\overline{\text{SYNC}}$)						
V_{IH}	Input High Voltage	$V_{DD} = 5\text{ V}$	2			V
		$V_{DD} = 3.3\text{ V}$	1.5			V
V_{IL}	Input Low Voltage	$V_{DD} = 5\text{ V}$			0.6	V
		$V_{DD} = 3.3\text{ V}$			0.4	V
I_{IN}	Input Leakage Current	$V_{IN} = 0\text{ V}$ or V_{DD}		± 5	± 10	μA
C_{IN}	Input Capacitance			1		pF
V_{HYS}	Hysteresis Voltage			0.15		V
Dynamic Performance ⁽³⁾						

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
SR	Voltage-Output Slew Rate	Positive and negative		1		V/ μ s
BW	Voltage-Output Settling Time	1/4 scale to 3/4 scale, to ≤ 0.5 LSB, 12 bits		14		μ s
	Reference -3-dB Bandwidth	Hex code = 800 (TPC112S8), Hex code = 8000 (TPC116S8)		100		kHz
	Digital Feedthrough	Code = 0, all digital inputs from 0 V to V_{DD} , SCLK < 50 MHz		0.5		nV·s
	DAC Glitch Impulse	Major code transition		2		nV·s
	Output Noise	10 kHz		90		nV/ \sqrt Hz
	Integrated Output Noise	0.1 Hz to 10 Hz		25		μ V _{P-P}
Power Requirements						
V_{DD}	Supply Voltage		2.7		5.5	V
I_{DD}	Supply Current	$V_{DD} = 5$ V, no load; all digital inputs at 0 V or V_{DD} , supply current only; excludes reference input current, midscale		0.8	1.5	mA
I_{DD}	Supply Current	$V_{DD} = 3.3$ V, no load; all digital inputs at 0 V or V_{DD} , supply current only; excludes reference input current, midscale		0.5	1	mA
	Power-down Supply Current	No load, all digital inputs at 0 V or V_{DD}			500	μ A

- (1) Linearity is tested within 20 mV of GND and V_{DD} .
- (2) Gain and offset are tested within 100 mV of GND and V_{DD} .
- (3) All timing specifications are measured with $V_{IL} = V_{GND}$, $V_{IH} = V_{DD}$.

Serial Write Operation




Figure 1. 16-Bit Serial-Interface Timing Diagram (TPC112S8)

Octal 16-/12-Bit, Low-Power, High-Performance DACs




Figure 2. 24-Bit Serial-Interface Timing Diagram (TPC116S8)


Table 2. Timing Characteristics (Figures 1, 2, and 3)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
f _{SCLK}	Serial Clock Frequency		0		30	MHz
t _{CH}	SCLK Pulse-Width High		8			ns
t _{CL}	SCLK Pulse-Width Low		8			ns
t _{CSS0}	$\overline{\text{SYNC}}$ Fall to SCLK Fall Setup Time		8			ns
t _{CSH0}	$\overline{\text{SYNC}}$ Fall to SCLK Fall Hold Time		0			ns
t _{CSH1}	$\overline{\text{SYNC}}$ Rise to SCLK Fall Hold Time		0			ns
t _{CSA}	$\overline{\text{SYNC}}$ Rise to SCLK Fall		12			ns
t _{CSF}	SCLK Fall to $\overline{\text{SYNC}}$ Fall		100			ns
t _{DS}	DIN to SCLK Fall Setup Time		5			ns
t _{DH}	DIN to SCLK Fall Hold Time		4.5			ns
t _{CSPW}	$\overline{\text{SYNC}}$ Pulse-Width High		20			ns
t _{CLPW}	$\overline{\text{SYNC}}$ Pulse-Width Low		20			ns

(1) Parameters are provided by lab bench tests and design simulation.


Typical Performance Characteristics

All test conditions: $V_S = 5V$ at $T_A = +25^\circ C$, unless otherwise noted.




Digital Input Code

Figure 3. INL and DNL vs. Digital Input Code (+25°C TPC116S8)



Digital Input Code

Figure 4. INL and DNL vs. Digital Input Code (-40°C TPC116S8)



Digital Input Code

Figure 5. INL and DNL vs. Digital Input Code (+105°C TPC116S8)




Figure 6. Power-Supply Current vs. Temperature (TPC116S8)




Figure 7. Power-Supply Current vs. Temperature (TPC116S8)




Figure 8. Zero-Scale Error vs. Temperature (TPC116S8)

Octal 16-/12-Bit, Low-Power, High-Performance DACs




Figure 9. Zero-Scale Error vs. Temperature (TPC116S8)




Figure 10. Full-Scale Error vs. Temperature (TPC116S8)




Figure 11. Full-Scale Error vs. Temperature (TPC116S8)




Figure 12. Source and Sink Current Capability (TPC116S8)




Figure 13. Source and Sink Current Capability (TPC116S8)




Figure 14. Supply Current vs. Logic Input Voltage (TPC116S8)




Figure 15. Supply Current vs. Logic Input Voltage (TPC116S8)




Figure 16. Supply Current vs. Supply Voltage (TPC116S8)




Figure 17. Full-Scale Settling Time (2.7-V Falling Edge)




Figure 18. Full-Scale Settling Time (5-V Falling Edge)




Figure 19. Full-Scale Settling Time (5-V Rising Edge)




Figure 20. Full-Scale Settling Time (2.7-V Rising Edge)

Detailed Description

Overview

The TPC116S8/TPC112S8 are pin-compatible and software-compatible 12-bit and 16-bit DACs. The TPC116S8/TPC112S8 are 8-channel, low-power, high-reference input resistance, and buffered voltage-output DACs. The TPC116S8/TPC112S8 minimize the digital noise feedthrough from their inputs to outputs by powering down the SCLK and DIN input buffers after the completion of each data frame. The data frames are 16 bits for the TPC112S8 and 24 bits for the TPC116S8. During power up, the TPC116S8/TPC112S8 reset the DAC output to zero, providing additional safety for applications that drive valves or other transducers which need to be off during power up. The TPC116S8/TPC112S8 contain a segmented resistor string-type DAC, a serial-in/parallel-out shift register, a DAC register, a power-on-reset (POR) circuit, and control logic. On the falling edge of the clock (SCLK) pulse, the serial input (DIN) data is shifted into the device, MSB first.

Functional Block Diagram




Figure 21. Block Diagram of One DAC

Application and Implementation

Note

Information in the following application sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

Application Information

DAC Reference (REF)

The external reference input features a typical input impedance of 333 k Ω and accepts an input voltage from +2 V to VDD. Connect an external voltage supply between REF and GND to apply an external reference.

Serial Interface

The 3-wire serial interface of the TPC116S8/TPC112S8 is compatible with MICROWIRE, SPI, QSPI, and DSP. The interface provides three inputs: SCLK, $\overline{\text{SYNC}}$, and DIN. The chip-select input ($\overline{\text{SYNC}}$) frames the serial data loading at DIN. Following a chip-select input high-to-low transition, the data is shifted synchronously and latched into the input register on each falling edge of the serial-clock input (SCLK). Each serial word is 16 bits for the TPC112S8 and 24 bits for the TPC116S8. The first 3 bits are the control bits followed by 1 power-down bit as well as 12 data bits (MSB first) for the TPC112S8 and 22 data bits (MSB first) for the TPC116S8 as shown in [Table 3](#) and [Table 4](#). The serial input register transfers its contents to the input registers after loading 16/24 bits of data and updates the DAC output immediately after the data is received on the 16-/24-bit falling edge of the clock. To initiate a new data transfer, $\overline{\text{SYNC}}$ is driven high and kept for a minimum of 20 ns before the next write sequence. The SCLK can be either high or low between $\overline{\text{SYNC}}$ write pulses. [Figure 1](#) and [Figure 2](#) show the timing diagrams for the complete 3-wire serial interface transmission. The DAC code of the TPC116S8 is unipolar binary with $V_{\text{OUT}} = (\text{code} / 65,536) \times V_{\text{REF}}$, while that of the TPC112S8 is unipolar binary with $V_{\text{OUT}} = (\text{code} / 4,096) \times V_{\text{REF}}$.

Table 3. Operating Mode Truth Table (TPC112S8)


16-Bit Word					Function
A2	A1	A0	PD	DAC Data Bit	
D15	D14	D13	D12	D11 ~ D0	
0	0	0	0	X	Update DAC A Data
0	0	1	0	X	Update DAC B Data
0	1	0	0	X	Update DAC C Data
0	1	1	0	X	Update DAC D Data
1	0	0	0	X	Update DAC E Data
1	0	1	0	X	Update DAC F Data
1	1	0	0	X	Update DAC G Data
1	1	1	0	X	Update DAC H Data
X	X	X	1	X	Power down (Output High Z)

Octal 16-/12-Bit, Low-Power, High-Performance DACs
Table 4. Operating Mode Truth Table (TPC116S8)


24-Bit Word									Function
MSB (No Content)				A2	A1	A0	PD	DAC Data Bit	
D23	D22	D21	D20	D19	D18	D17	D16	D15 ~ D0	
X	X	X	X	0	0	0	0	X	Update DAC A Data
X	X	X	X	0	0	1	0	X	Update DAC B Data
X	X	X	X	0	1	0	0	X	Update DAC C Data
X	X	X	X	0	1	1	0	X	Update DAC D Data
X	X	X	X	1	0	0	0	X	Update DAC E Data
X	X	X	X	1	0	1	0	X	Update DAC F Data
X	X	X	X	1	1	0	0	X	Update DAC G Data
X	X	X	X	1	1	1	0	X	Update DAC H Data
X	X	X	X	X	X	X	1	X	Power down (Output High Z)

Package Outline Dimensions

TSSOP16



QFN4X4-16



Order Information

Order Number	Operating Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
TPC112S8-TR	-40 to 125°C	TSSOP16	112S8	1	Tape and Reel, 3,000	Green
TPC116S8-TR	-40 to 125°C	TSSOP16	116S8	1	Tape and Reel, 3,000	Green
TPC116S8-QR	-40 to 125°C	QFN4X4-16	116S8	1	Tape and Reel, 3,000	Green

Green: 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

IMPORTANT NOTICE AND DISCLAIMER

Copyright© 3PEAK 2012-2025. All rights reserved.

Trademarks. Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

Performance Information. Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

Disclaimer. 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.

This page intentionally left blank