

Features

- 8 Simultaneously Sampled Inputs
- Single 5-V Analog Supply and 1.71 to 5-V VDRIVE
- 16-Bit ADC with 200 kSPS on All Channels
- Bipolar Inputs Ranges: ±10 V, ±5 V
- Analog Input Clamp Protection
- 1-MΩ Analog Input Impedance
- On-Chip Reference and Buffer
- On-Chip Oversampling Digital Filter
- SPI Compatible Interface
- Temperature Range: −40°C to 125°C
- Package: LQFP10X10-64

Applications

- Power Line Monitor
- Power Line Protection Relays
- Motor Control
- Data Acquisition System (DAS)
- Industrial Automation and Controls


Description

TPAFE5162 is a 16-bit, 8-channel simultaneous sampling, successive approximation (SAR) ADC. Each channel has a complete analog front end, as well as an ADC operating at 200 kSPS per channel. The analog front end features an input clamp, a programmable gain amplifier (PGA) with high input impedance of 1 M Ω , low pass filter, and an ADC input driver.

The device features an internal precision reference with a buffer to drive the ADC. A digital interface supports serial, parallel, and parallel byte communication, which can be used with various host controllers.

The TPAFE5162 can accept \pm 10-V or \pm 5-V true bipolar inputs with a single 5-V supply. Also the high input impedance allows direct connection to transformers or other sensors without external driver circuits.

The zero-latency conversion with high performance also makes the device suitable for industrial automation and control applications.



Typical Application Circuit



Table of Contents

Features	1
Applications	1
Description	1
Typical Application Circuit	1
Product Family Table	3
Revision History	3
Pin Configuration and Functions	4
Specifications	7
Absolute Maximum Ratings	7
ESD, Electrostatic Discharge Protection	7
Recommended Operating Conditions	7
Thermal Information	8
Electrical Characteristics	9
Timing Specifications	12
Timing Diagrams	14
Detailed Description	17
Overview	17
Feature Description	17
Device Functional Modes	18
Application and Implementation	23
Tape and Reel Information	24
Package Outline Dimensions	25
LQFP10x10-64	25
Order Information	
IMPORTANT NOTICE AND DISCLAIMER	27



Product Family Table

Order Number	Input Range(V)	Package
TPAFE5162SI08-QP7R	±10, ±5	LQFP10X10-64

Revision History

Date	Revision	Notes			
2021-11-15	Rev.Pre.0	Pre-Release Version			
2022-3-1	Rev.Pre.1	Updated diagram and the EC table			
2022-5-10	Rev.Pre.2	Updated the EC table			
2022-5-22	Rev.Pre.3	Updated Tape and reel parameter			
2022-6-20	Rev.Pre.4	Updated the EC table			
2022-11-21	Rev.Pre.5	Updated Timing Specifications and Timing Diagrams			
2023-07-10	Rev.A.0	Initial released			
2024-11-28	Rev.A.1	Updated to a new datasheet format Updated Timing Specifications.			



Pin Configuration and Functions




Table 1. Pin Functions

P	Pin			
No.	Name	I/O	Description	
1	AVDD	Р	Analog supply pin.	
2	AGND	Р	Analog ground pin.	
3	OS0	DI	Oversampling control pin.	
4	OS1	DI	Oversampling control pin.	
5	OS2	DI	Oversampling control pin.	
6	PAR/SER/ BYTE SEL	DI	Control pin to select the serial, parallel, or parallel byte interface mode.	
7	STBY	DI	Control pin to select the standby or shutdown mode, active low.	
8	RANGE	DI	Multi-function logic input pin: When STBY is low, this pin selects between the standby and shutdown modes. When STBY is high, this pin selects input range of ± 10 V or ± 5 V.	
9	CONVSTA	DI	Active high logic input to control the start of the conversion for the first half count of the input channels of the device.	
10	CONVSTB	DI	Active high logic input to control the start of the conversion for the second half count of the input channels of the device.	
11	RESET	DI	Active high logic input to reset the digital logic of the device.	
12	RD/SCLK	DI	Multi-function logic input pin: This pin is active-low-ready input pin in the parallel and parallel byte interface. This pin is the clock input pin in the serial interface mode.	
13	CS	DI	Active low logic input chip-select signal.	
14	BUSY	DO	Active high digital output indicating ongoing conversion.	
15	FRSTDAT A	DO	Active high digital output indicating data read back from channel 1 of the device.	
16	DB0	DO	Data output DB0 (LSB) in the parallel interface mode.	



	Pin		
No.	Name	I/O	Description
17	DB1	DO	Data output DB1 in the parallel interface mode.
18	DB2	DO	Data output DB2 in the parallel interface mode.
19	DB3	DO	Data output DB3 in the parallel interface mode.
20	DB4	DO	Data output DB4 in the parallel interface mode.
21	DB5	DO	Data output DB5 in the parallel interface mode.
22	DB6	DO	Data output DB6 in the parallel interface mode.
23	DVDD	Р	Digital supply pin; decouple with AGND on pin 26.
24	DB7/ DOUTA	DO	Multi-function logic output pin: This pin is data output DB7 in the parallel and parallel byte interface mode. This pin is a data output pin in serial interface mode.
25	DB8/ DOUTB	DO	Multi-function logic output pin: This pin is data output DB8 in the parallel and parallel byte interface mode. This pin is a data output pin in the serial interface mode.
26	AGND	Р	Analog ground pin.
27	DB9	DO	Data output DB9 in the parallel interface mode.
28	DB10	DO	Data output DB10 in the parallel interface mode.
29	DB11	DO	Data output DB11 in the parallel interface mode.
30	DB12	DO	Data output DB12 in the parallel interface mode.
31	DB13	DO	Data output DB13 in the parallel interface mode.
32	DB14/ HBEN	DO	Multi-function logic input or output pin: This pin is data output DB14 in the parallel interface mode. This pin is a control input pin for byte selection (high or low) in the parallel byte interface mode.
33	DB15/ BYTE SEL	DO	Multi-function logic input or output pin: This pin is data output DB15 (MSB) in parallel interface mode. This pin is an active high-control input pin to enable the parallel byte interface mode.
34	REFSEL	DI	Active high logic input to enable the internal reference.
35	AGND	Р	Analog ground pin.
36	REGCAP1	AO	Output pin 1 for the internal voltage regulator; decouple separately to AGND using a $1-\mu F$ capacitor. Typical 4 V.
37	AVDD	Р	Analog supply pin.
38	AVDD	Р	Analog supply pin.
39	REGCAP2	AO	Output pin 2 for the internal voltage regulator; decouple separately to AGND using a $1-\mu F$ capacitor. Typical 4 V.
40	AGND	Р	Analog ground pin.
41	AGND	Р	Analog ground pin.
42	REFIN/ REFOUT	AIO	This pin acts as an internal 2.5 V reference output when REFSEL is high. This pin functions as input pin for the external reference when REFSEL is low; decouple with REFGND on pin 43 using a 10-µF capacitor.



Р	in	1/0	Description	
No.	Name	I/O	Description	
43	REFGND	Ρ	Reference GND pin. This pin must be shorted to the analog GND plane and decoupled with REFIN/REFOUT on pin 42 using a 10-µF capacitor.	
44	REFCAPA	AO	Reference amplifier output pins. This pin must be shorted to REFCAPB and decoupled to AGND using a low ESR, 10-µF ceramic capacitor. Typical 4 V.	
45	REFCAPB	AO	Reference amplifier output pins. This pin must be shorted to REFCAPA and decoupled to AGND using a low ESR, 10-µF ceramic capacitor. Typical 4 V.	
46	REFGND	Р	Reference GND pin. This pin must be shorted to the analog GND plane and decoupled with REFIN/REFOUT on pin 42 using a 10-µF capacitor.	
47	AGND	Р	Analog ground pin.	
48	AVDD	Р	Analog supply pin.	
49	AIN_1P	AIO	Analog input channel 1: positive input.	
50	AIN_1GND	AIO	Analog input channel 1: negative input.	
51	AIN_2P	AIO	Analog input channel 2: positive input.	
52	AIN_2GND	AIO	Analog input channel 2: negative input.	
53	AIN_3P	AIO	Analog input channel 3: positive input.	
54	AIN_3GND	AIO	Analog input channel 3: negative input.	
55	AIN_4P	AIO	Analog input channel 4: positive input.	
56	AIN_4GND	AIO	Analog input channel 4: negative input.	
57	AIN_5P	AIO	Analog input channel 5: positive input.	
58	AIN_5GND	AIO	Analog input channel 5: negative input.	
59	AIN_6P	AIO	Analog input channel 6: positive input.	
60	AIN_6GND	AIO	Analog input channel 6: negative input.	
61	AIN_7P	AIO	Analog input channel 7: positive input.	
62	AIN_7GND	AIO	Analog input channel 7: negative input.	
63	AIN_8P	AIO	Analog input channel 8: positive input.	
64	AIN_8GND	AIO	Analog input channel 8: negative input.	



Specifications

Absolute Maximum Ratings

All test conditions: At $T_A=25^{\circ}C$, unless otherwise noticed.

	Parameter	Min	Мах	Unit
AVDD to A	GND	-0.3	7	V
DVDD to D	DVDD to DGND			V
AGND to D	GND	-0.3	0.3	V
Analog Inpu	og Input Voltage to AGND -15			V
Digital Inpu	Digital Input to DGND			V
REFIN to A	REFIN to AGND		AVDD + 0.3	V
Input Curre	nt to Any Pin Except Supplies	-10	10	mA
TJ	Maximum Junction Temperature	-40	150	°C
TA	Operating Temperature Range	-40	125	°C
T _{STG}	Storage Temperature Range	-65	150	°C
TL	Lead Temperature (Soldering 10 sec)		260	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

(2) This data was taken with the JEDEC low effective thermal conductivity test board.

(3) This data was taken with the JEDEC standard multilayer test boards.

ESD, Electrostatic Discharge Protection

Symbol	Parameter	Condition	Minimum Level	Unit
НВМ	Human Body Model ESD for all pins except analog input pins	ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±5000	V
НВМ	Human Body Model ESD for analog input pins only	ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±7000	V
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Recommended Operating Conditions

	Parameter		Тур	Мах	Unit
AVDD	Analog Supply Voltage	4.75	5	5.25	V
DVDD	Digital Supply Voltage	1.71	3.3	AVDD	V



Thermal Information

Package Type	θ _{JA}	θյς	Unit
LQFP10X10-64	46	7.8	°C/W



Electrical Characteristics

All test conditions: $V_{REF} = 2.5 \text{ V}$ external/internal, AVDD = 4.75 V to 5.25 V, $V_{DRIVE} = 1.71 \text{ V}$ to AVDD, $f_{SAMPLE} = 200 \text{ kSPS}$, $T_A = -40^{\circ}\text{C}$ to 125°C , Low Bandwidth Mode, unless otherwise noted.

Symbol	Parameter	Test cond	lition	MIN	ТҮР	MAX	Unit
Dynamic	Performance						
		fin = 1 kHz Sine Wave, Unless	±10 V No Oversampling	86	89.7		dB
SNR	Signal to Noise Patie	Otherwise Noted	±5 V No Oversampling	85.5	89.5		dB
SINK	Signal to Noise Ratio	fin = 130 Hz	Oversampling by 16, ±10 V Range	91	95.2		dB
		fin = 130 Hz	Oversampling by 16, ±5 V Range	91	94.7		dB
SINIAD	NAD Signal to Noise + Distortion ratio	fin = 1 kHz Sine Wave, Unless	±10 V No Oversampling		89.5		dB
SINAD		Otherwise Noted	±5 V No Oversampling		89.4		dB
THD	Total Harmonic Distortion	All Input Range, fin = 1 KHz			-106		dB
SFDR	Spurious Free Dynamic Range	fin = 1 KHz			-106		dB
Analog I	nput Filter						
		Low Bandwidth Mode	−3 dB, ±10 V		20.0		KHz
BW(-3	Small Signal Bandwidth	Low Bandwidth Mode	−3 dB, ±5 V		12.7		KHz
dB)	Small Signal Bandwidth	High Bandwidth Mode	−3 dB, ±10 V		26.5		KHz
		High Bandwidth Mode	−3 dB, ±5 V		16.4		KHz
		Low Bandwidth Mode	−0.1 dB, ±10 V		3.3		KHz
BW(-0.	Small Signal Bandwidth	Low Bandwidth Mode	−0.1 dB, ±5 V		2.2		KHz
1 dB)	Small Signal Bandwidth	High Bandwidth Mode	−0.1 dB, ±10 V		4.3		KHz
		High Bandwidth Mode	−0.1 dB, ±5 V		2.6		KHz
		Low Bandwidth Mode	±10 V		10		us
T _{group_del}	Croup Dolov	Low Bandwidth Mode	±5 V		16		us
ау	Group Delay	High Bandwidth Mode	±10 V		8		us
		High Bandwidth Mode	±5 V		12		us
DC Accu	iracy						
	Resolution		No Missing Code		16		bit
DNL	Differential Nonlinearity	f _{SAMPLE} = 200 kSPS, -4	0~85°C	-0.99	±0.5	1.5	LSB
INL	Integral Nonlinearity	f _{SAMPLE} = 200 kSPS, -4	0~85°C		±0.7	±2	LSB

Symbol	Parameter	Test conc	lition	MIN	ТҮР	MAX	Unit
	Positive and Negative Full	Ext Reference			±4	±50	LSB
	Scale Error	Int Reference			±15		LSB
		Ext Reference			±2		ppm/C
	Positive Full Scale Error Drift	Int Reference			±10		ppm/C
		Ext Reference			±2		ppm/C
	Negative Full Scale Error Drift	Int Reference			±10		ppm/C
	Dia dan Zana Oa da Eman		±10 V		. 4	. 4 5	
	Bipolar Zero Code Error		±5 V		±1	±15	LSB
	Dinalar Zara Cada Errar Drift		±10 V		±10		μV/C
	Bipolar Zero Code Error Drift		±5 V		±5		μV/C
	Bipolar Full Scale Error Matching				±6	±22	LSB
	Bipolar Zero Code Error matching		±5 V ±10 V		±3	±20	LSB
Analog I	Input	1					
-			RANGE = 1, ±10 V Range	-10		10	
	Input Range	Vx-V _{xGND}	RANGE = 0, ±5 V Range	-5		5	V
			10 V Range		(V _{IN} -2)/		uA
	Analog Input Current		5 V Range		Rin		uA
CIN	Input Capacitance				5		pF
R _{IN}	Input Resistance				1Mohm		Mohm
Input Impeda nce Drift	Input Impedance Drift				±20		ppm/C
Referen	ce Input/Output						
	Reference Input Voltage	REF SELECT = 0, Sele Voltage on REFIN/REF		2.475	2.5	2.525	V
	Reference Output Voltage	REF_SELECT = 1, RE Output Voltage $T_A = 25^{\circ}C$	FIN/REFOUT	2.495	2.5	2.505	V
	Reference Voltage TC				±10		ppm/C
	V(REFCAPA/B)	Voltage on REFCAPA a Also Used for ADC	and REFCAPB,		4		V
Logic In	put			1	1		
VIH	Input High Voltage	Input Logic High Voltage		0.7*V _{DRI} VE			v



Symbol	Parameter	Test con	dition	MIN	TYP	MAX	Unit
VIL	Input Low Voltage	Input Logic Low Voltage				0.3*V _{DRI} VE	V
Cı	Input Capacitance	Input Capacitance			5		pF
h	Input Current	Input Current				±2	uA
Logic O	utput						
V _{он}	Output High Voltage		Current Source = 100 uA	V _{DRIVE} -0 .2			V
Vol	Output Low Voltage		Current Sink = 100 uA			0.2	V
	Float State Leakage Current				±1	±20	uA
Co	Output Capacitance				5		pF
Convers	ion Rate						
	Conversion Time				3.5		us
	Acquisition Time				1.5		us
	Throughput Rate	Per Channel				200	kSPS
Timing S	Specifications						
	Energy of Cavial Interface		V_{DRIVE} > 2.7 V			23.5	MHz
SCLK Frequency of Serial Inte	Frequency of Serial Interface		V _{DRIVE} > 1.7 V			15	MHz
	AVCC Normal				41	51	mA
	AVCC Standby				5	9	mA
	AVCC Shutdown				11	25	uA

(1) 100% tested at $T_A = 25^{\circ}C$.



Timing Specifications

All test conditions: $AV_{CC} = 5 V$, $V_{DRIVE} = 1.7 V$ to 5.5 V, $V_{REF} = 2.5 V$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noticed.

Symbol	Parameter	Limit at T _{MIN} , T _{MAX} (0.1 x V _{DRIVE} and 0.9 x V _{DRIVE} Logic Input Levels)		Unit	Description	
		Min	Тур	Max		
Parallel/Se	erial/Byte Mode)				
tcycle			5		μs	1/Throughput Rate Parallel mode, reading during or after conversion; or serial mode: V _{DRIVE} = 2.7 V to 5.5 V, reading during a conversion using D _{OUT} A and D _{OUT} B lines
			6.2		μs	Serial mode: V_{DRIVE} = 2.7 V, reading after a conversion using $D_{OUT}A$ and $D_{OUT}B$ lines
			7.7		μs	Serial mode: V_{DRIVE} = 1.7 V, reading after a conversion using $D_{OUT}A$ and $D_{OUT}B$ lines
						Conversion time
			3.5		μs	Oversampling off
			8.8		μs	Oversampling by 2
			19.2		μs	Oversampling by 4
t _{CONV}			40		μs	Oversampling by 8
			82		μs	Oversampling by 16
			166		μs	Oversampling by 32
			334		μs	Oversampling by 64
t _{wake-up} standby			100		μs	STBY rising edge to CONVST x rising edge; power-up time from standby mode
t _{WAKE-UP}	Internal Reference		180		ms	STBY rising edge to CONVST x rising edge; power-up time from shutdown mode
SHUTDOWN	External Reference		13		ms	STBY rising edge to CONVST x rising edge; power-up time from shutdown mode
t _{RESET}			100		ns	RESET high pulse width
t ₁			40		ns	CONVST x high to BUSY high
t ₂		25			ns	Minimum CONVST x low pulse
t ₃		25			ns	Minimum CONVST x high pulse
t4		45			ns	BUSY falling edge to \overline{CS} falling edge setup time
t ₅			0.5		ms	Maximum delay allowed between CONVST A, CONVST B rising edges
t ₆		110			ns	Minimum time between last $\overline{\text{CS}}$ rising edge and BUSY falling edge




Symbol	Parameter		min, Tmax (0 Vdrive Log Levels)		Unit	Description
		Min	Тур	Max		
t7		200			ns	Minimum delay between RESET low to CONVST x high
Parellel/By	te Read Opera	ation				
t ₈		0			ns	$\overline{\text{CS}}$ to $\overline{\text{RD}}$ setup time
t ₉		0			ns	$\overline{\text{CS}}$ to $\overline{\text{RD}}$ hold time
						\overline{RD} low pulse width
t ₁₀		22			ns	V _{DRIVE} above 2.7 V
		32			ns	V _{DRIVE} above 1.7 V
t ₁₁		10			ns	RD high pulse width
t ₁₂		10			ns	$\overline{\text{CS}}$ high pulse width; $\overline{\text{CS}}$ and $\overline{\text{RD}}$ linked
						Delay from RD until DB[15:0] three-state disabled
t ₁₃				21	ns	V _{DRIVE} above 2.7 V
				30	ns	V _{DRIVE} above 1.7 V
						Data access time after RD falling edge
t14				21	ns	V _{DRIVE} above 2.7 V
				30	ns	V _{DRIVE} above 1.7 V
t ₁₅		6			ns	Data hold time after RD falling edge
t ₁₆		6			ns	CS to DB[15:0] hold time
t ₁₇				20	ns	Delay from \overline{CS} rising edge to DB[15:0] three- state enabled
Serial Rea	d Operation	· · · · · ·				
						Frequency of serial read clock
f _{SCLK}				23.5	MHz	V _{DRIVE} above 2.7 V
				15	MHz	V _{DRIVE} above 1.7 V
						Delay from CS until DOUTA/DOUTB three-state disabled/delay from CS until MSB valid
t ₁₈				10	ns	V _{DRIVE} above 2.7 V
				15	ns	V _{DRIVE} above 1.7 V
						Data access time after SCLK rising edge
t ₁₉				21	ns	V _{DRIVE} above 2.7 V
				30	ns	V _{DRIVE} above 1.7 V
t ₂₀		0.4t _{SCLK}			ns	SCLK low pulse width
t ₂₁		0.4t _{SCLK}			ns	SCLK high pulse width
t ₂₂		6			ns	SCLK rising edge to D _{OUT} A/D _{OUT} B valid hold time




Symbol	Parameter		MIN, TMAX (0 X Vdrive Log Levels)		Unit	Description
		Min	Тур	Max		
t ₂₃				15	ns	\overline{CS} rising edge to $D_{OUT}A/D_{OUT}B$ three-state enabled
Frstdata O	peration					
						Delay from $\overline{\text{CS}}$ falling edge until FRSTDATA three-state disabled
t ₂₄				11	ns	V _{DRIVE} above 2.7 V
				20	ns	V _{DRIVE} above 1.7 V
						Delay from $\overline{\text{CS}}$ falling edge until FRSTDATA high, serial mode
t ₂₅				11	ns	V _{DRIVE} above 2.7 V
				20	ns	V _{DRIVE} above 1.7 V
						Delay from $\overline{\text{RD}}$ falling edge to FRSTDATA high
t ₂₆				22	ns	V _{DRIVE} above 2.7 V
				32	ns	V _{DRIVE} above 1.7 V
						Delay from $\overline{\text{RD}}$ falling edge to FRSTDATA low
t ₂₇				22	ns	V _{DRIVE} above 2.7 V
				32	ns	V _{DRIVE} above 1.7 V
						Delay from 16 th SCLK falling edge to FRSTDATA low
t ₂₈				22	ns	V _{DRIVE} above 2.7 V
				32	ns	V _{DRIVE} above 1.7 V
t ₂₉				20	ns	Delay from $\overline{\text{CS}}$ rising edge until FRSTDATA three-state enabled

Timing Diagrams














Figure 3. Parallel Mode, Separate CS and RD Pulses








Figure 4. CS and RD, Linked Parallel Mode













Detailed Description

Overview

TPAFE5162 is a 16-bit, 8-channel simultaneous sampling, successive approximation (SAR) ADC. Each channel has a complete analog front end, as well as an ADC operating at 200 kSPS per channel. The analog front end features an input clamp, a programmable gain amplifier (PGA) with high input impedance of 1 M Ω , a low pass filter, and an ADC input driver.

The device features an internal precision reference with a buffer to drive the ADC. A digital interface supports serial, parallel, and parallel byte communication, which can be used with various host controllers.

The TPAFE5162 can accept ± 10 -V or ± 5 -V true bipolar inputs with a single 5-V supply. Also, the high input impedance allows direct connection to transformers or other sensors without external driver circuits.

Feature Description

Analog Inputs

The TPAFE5162 has 8 analog input channels, and positive inputs AIN_nP (n = 1 to 8) are the single-ended analog inputs, and the negative inputs AIN_nGND should be tied to GND.

The input voltage range can be configured to bipolar ±10 V or ±5 V by the RANGE pin.

The device allows a ±0.3-V range on the AIN_nGND

Analog Input Impedance

Each analog input channel in the device presents a constant resistive impedance of 1 M Ω .

Matching the external source impedance on the AIN_nP input pin with an equivalent resistance on the AIN_nGND pin is recommended to cancel any additional offset error contributed by the external resistance.

Input Clamp Protection Circuit

The input clamp protection circuit allows analog input to swing up to ± 30 V (typical). The input clamp circuit turns on beyond the clamp voltage.

For input voltages above the clamp threshold, make sure that the input current never exceeds the absolute maximum rating to prevent any damage to the device.

Don't keep the device in a state such that the clamp circuit is activated for extended periods of time, because this fault condition can degrade device performance and reliability.

Programmable Gain Amplifier (PGA)

The device has a programmable gain amplifier (PGA) at each individual input channel. The PGA converts the single-ended input signal into a fully-differential signal to drive internal ADC. The PGA also adjusts the common-mode voltage feeding into the ADC to ensure maximum usage of the ADC input dynamic range. The PGA gain is adjusted by configuring the RANGE pin of the ADC accordingly.

Low Pass Filter

Each channel of the TPAFE5162 features a second-order antialiasing low pass filter (LPF) at the output of the PGA, to remove the noise of the front-end amplifiers and gain resistors of the PGA.

ADC Driver

There is an integrated ADC input driver before each ADC channel. This integrated ADC driver eliminates the need any external amplifier, helping inputs of the ADC to settle to better than 16-bit accuracy before any sampled analog voltage gets converted. And thus, the signal chain design for the user is simplified.

Digital Filter

The TPAFE5162 has an optional digital averaging filter that can be used in slower throughput applications requiring lower noise and higher dynamic range. The oversampling ratio of the digital filter is determined by the configuration of the OS[2:0] pins.

In oversampling mode, the samples are averaged to reduce the noise of the signal chain as well as to improve the SNR of the ADC. The final output is also decimated to provide data for each channel.

OS[2:0]	OS RATIO	MAX THROUGHPUT PER CHANNEL (kSPS)
000	NO OS	200
001	2	100
010	4	50
011	8	25
100	16	12.5
101	32	6.25
110	64	3.125
111	NA	200

Reference

The TPAFE5162 can operate with either an internal voltage reference or an external voltage reference. The internal or external reference selection is determined by an external REFSEL pin,

The REFIN/REFOUT pin outputs the internal band-gap voltage (in internal reference mode) or functions as an input pin to the external reference voltage (in external reference mode). The on-chip amplifier is enabled in both modes to drive the actual reference input of the internal ADC core. The REFCAPA and REFCAPB pins must be shorted together externally and a ceramic capacitor of a minimum of 10 μ F should be connected between this node and REFGND to ensure that the internal reference buffer is operating as a closed loop.

ADC Transfer Function

The TPAFE5162 outputs 16-bit data in binary twos complement format for both bipolar input ranges. The format for the output codes is the same across all analog channels.

Input range(V)	Full scale Range(V)	LSB(µV)
±10	20	305.18
±5	10	152.59

Device Functional Modes

Device Interface: Pin Description

REFSEL (Input)

The REFSEL pin selects between the internal and external reference mode of the device.

If the REFSEL pin is set to logic high, then the internal reference is enabled and selected.



If the REFSEL pin is set to logic low, then the internal reference circuit is disabled and powered down. In this mode, an external reference voltage must be provided to the REFIN/REFOUT pin.

The internal reference buffer is always enabled under both conditions.

The reference mode after power-up depends on the state of the REFSEL input pin.

REFSEL (Input)

The RANGE pin selects the input range for all analog input channels.

If this pin is set to logic high, the device is configured to operate in the ±10-V input range.

If this pin is set to logic low, the device is configured to operate in the ±5-V input range.

The RANGE pin is also used to put the device in standby or shutdown mode depending on the state of the STBY input pin, as explained in the Power-Down Modes section.

STBY (Input)

The STBY pin puts the device into one of two power-down modes: standby and power down.

If this pin is set to logic high, the device is in normal operation mode.

If this pin is set to logic low, the device is in standby or power down mode, depending on the state of the RANGE pin.

In shutdown mode, all internal circuitry is powered down,

In standby mode, the internal reference remains powered up to enable a relatively quicker recovery to normal operation mode.

PAR/SER/BYTE SEL (Input)

The PAR/SER/BYTE SEL pin selects between the parallel, serial, and parallel byte interface modes for reading data from the device.

If this pin is set to logic high, then the serial or parallel byte interface mode is selected depending on the state of the DB15/BYTE SEL pin. If the DB15/BYTE SEL pin is high, the parallel byte interface is selected, and if the DB15/BYTE SEL is low, then serial mode is selected.

CONVSTA, CONVSTB (Input)

CONVSTA and CONVSTB (Input) are conversion control input pins.

CONVSTA can be used to simultaneously sample and initiate the conversion process for the first half count of device input channels (channels 1-4), and CONVSTB can be used to simultaneously sample and initiate the conversion process for the latter half count of device input channels (channels 5-8).

On the rising edge of the CONVSTA, CONVSTB signals, the internal track-and-hold circuits for each analog input channel are placed into hold mode and the sampled input signal is converted.

The CONVSTA and CONVSTB signals can be pulled low when the internal conversion is over, as indicated by the BUSY signal. At this point, the front-end circuit for all analog input channels acquires the respective input signals and the internal ADC is not converting.

The output data can be read from the device irrespective of the status of the CONVSTA and CONVSTB pins.

RESET (Input)

The RESET pin can be used to reset the device at any time in an asynchronous manner. When the RESET pin is set to logic high, the device is in reset mode, and remains the state until the pin returns low.

The device should be reset after power-up or recovery from shut down mode when all the supplies and references have settled to the required accuracy.

RD/SCLK(Input)



RD/SCLK(Input) is a dual function pin to be used in different interface modes.

Device	operating condition	Functionality of RD/SCLK(Input)
Parallel Interface	PAR/SEL/BYTE = 0 DB15/BYTE = 0	Active-low digital input pin to read the output data from the device.
Parallel Byte Interface	PAR/SEL/BYTE = 1 DB15/BYTE = 1	In parallel or parallel byte interface mode, the output bus is enabled when both the CS and RD inputs are tied to a logic-low input.
Serial Interface	PAR/SEL/BYTE = 0 DB15/BYTE = 0	External clock input for the serial data interface. In serial mode, all synchronous accesses to the device are timed with respect to the rising edge of the SCLK signal.

CS (Input)

The \overline{CS} pin is an active-low, chip-select signal.

A rising edge on the \overline{CS} signal outputs all the data lines in tri-state mode.

A falling edge of the \overline{CS} signal marks the beginning of the output data transfer frame in any interface mode of operation for the device.

OS[2:0]

The OS[2:0] pins are active-high digital input pins used to configure the oversampling ratio for the internal digital filter on the device.

When OS[2:0] = 111, a higher filter bandwidth of ~30kHz is selected.

Device Modes of Operation

Power Down Modes

The device supports two power-down modes: standby mode and shutdown mode. The device can enter either power-down mode by pulling the $\overline{\text{STBY}}$ pin to a logic level. Additionally, the selection between these two power-down modes is done by the state of the RANGE pin.

Power Down Mode	STBY	Range
Standby	0	1
Shutdown	0	0

Standby Mode

In standby mode, only the internal reference of the circuit is powered up, and the analog front-end, signal-conditioning circuit for each channel remains powered down.

Shutdown Mode

In shutdown mode, the entire internal circuitry is powered down.

Conversion Control

The device offers precise control of simultaneously sampling all analog input channels.

Simultaneous Sampling on All Input Channels

All the analog input channels are to be simultaneously sampled by connecting CONVSTA and CONVSTB signals together, and a single CONVST signal should be used to control the sampling of all analog input channels of the device.



Simultaneous Sampling Two Sets of Input Channels

Two sets of analog input channels can be simultaneously sampled by separating CONVSTA and CONVSTB signals. And the device could not operate in an oversampling mode in this state.

Data Read Operation

The device updates the internal data registers with the conversion data for all analog channels at the end of every conversion phase (when BUSY goes low).

If the output data are read after BUSY goes low, then the device outputs the conversion results for the current sample.

If the output data are read when BUSY is high, then the device outputs conversion results for the previous sample.

There are three interface modes:

Interface mode	PAR/SER/BYTE SEL	DB15/BYTE SEL
Parallel Interface	0	0
Parallel Byte Interface	1	1
Serial Interface	1	0

Parallel Data Read

The device supports a parallel interface mode for reading the device output data using the control inputs (\overline{CS} and \overline{RD}), the parallel output bus (DB[15:0]), and the BUSY indicator.

For applications that use only one device in the system and does not share the parallel output bus with any other devices, the \overline{CS} and \overline{RD} input signals can be tied together, or the \overline{CS} signal can be permanently tied low. At the first falling edge of the \overline{CS} and \overline{RD} signal, the output data of channel 1 becomes available on the parallel bus to be read by the digital host. At this instant the FRSTDATA output also goes high, indicating channel 1 data are ready to be read back. The output data for the remaining channels are clocked out on the parallel bus on subsequent falling edges of the \overline{CS} and \overline{RD} signal in a sequential manner.

For applications that use multiple devices in the system, the \overline{CS} and \overline{RD} input signals must be driven separately.

Parallel Byte Data Read

The parallel byte interface mode is very similar to the parallel interface mode, except that the output data for each channel is read in two data transfers of 8-bit byte sizes.

In parallel byte mode, the DB14/HBEN pin decides the order of the most significant byte (MSB byte) and least significant byte (LSB byte). When the DB14/HBEN pin is tied high, the MSB byte of the conversion results is output first followed by the LSB byte. This order is reversed when DB14/HBEN is tied to logic low.

At the first falling edge of the \overline{RD} signal, the first byte of the channel 1 conversion result becomes available on DB[7:0]. This byte is followed by the second byte of conversion data on the next falling edge of the RD signal.

Serial Data Read

This interface mode uses a CS control input, a communication clock input (SCLK), BUSY and FRSTDATA output indicators, and serial data output lines DOUTA and DOUTB.

A total of 16 SCLK cycles are required to clock out 16 bits of conversion result for each channel and the same process can be repeated for the remaining channels in an ascending order.

The conversion results from the first set of channels appear first on DOUTA, followed by the second set of channels if only DOUTA is used for reading data. This order is reversed for DOUTB, in which the second set of channels appear first followed by the first set of channels. The use of both data output lines reduces the time needed for data retrieval and a higher throughput can therefore be achieved in this mode.



Data Read During Conversion

The device allows data read when the ADC is converting and the BUSY output is high status. In this case, the ADC outputs conversion results for previous samples.

The data read back during conversion mode allows faster throughput to be achieved from the device.

Data Read During Conversion

The device can be configured in oversampling mode by the OS[2:0] pins. The input on the OS pins is latched on the falling edge of the BUSY signal to configure the oversampling rate for the next conversion.

In this mode, the CONVST A and CONVST B signals should be tied or driven together.

The BUSY signal duration varies with the OSR setting because the conversion time increases with the OSR setting.

Oversampling the input signal reduces noise during the conversion process, thus reducing the histogram code spread for a dc input signal to the ADC.




Application and Implementation


Note

Information in the following application sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.



Tape and Reel Information






Order Number	Package	D1 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	W0 (mm)	Pin1 Quadra nt
TPAFE5162SI08-QP7R	LQFP10X10-64	330	28.4	12.085	12.085	2.1	16	24	Q2



Package Outline Dimensions

LQFP10x10-64





Order Information

Order Number	Junction Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
TPAFE5162SI08-QP7R	−40 to 125°C	LQFP10X10-64	AFE5162	3	1000	Green

Green: 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.



IMPORTANT NOTICE AND DISCLAIMER

Copyright[©] 3PEAK 2012-2024. All rights reserved.

Trademarks. Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

Performance Information. Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

Disclaimer. 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.



TPAFE5162

16-Bit, 8-Channel, Simultaneous Sampling ADC with Bipolar inputs

This page intentionally left blank