

Features

- 32 Monotonic 12-Bit DACs
 - $-\,$ Selectable Ranges: –10 V to 0 V, –5 V to 0 V, 0 V to 5 V, and 0 V to 10 V
 - High Current Drive Capability: Up to ±20 mA
 - Auto-Range Detector
 - Selectable Clamp Voltage
- 12-Bit SAR ADC
 - 6 High-Precision Inputs with 0-V to 5-V Range
 - Programmable Out-of-Range Alarms
- Five General Purpose I/O Ports (GPIOs)
- Internal 2.5-V Reference
- Internal Temperature Sensor
 - –40°C to 125°C Operation
- Low-Power SPI-Compatible Serial Interface
 - 3-Wire Mode, 1.8-V to 5.5-V Operation
- Operating Temperature: -40°C to 125°C
- Available in TQFP7X7-48L Package

Applications

- · Wireless Infrastructure
 - Cellular Base Stations
 - Microwave Backhaul
- Optical Networks
- General Purpose Monitor and Control
- Data Acquisition Systems

Description

The TPAFE0534 is a highly integrated analog monitor and control solution with low power consumption. It includes a 6-channel 12-bit ADC, and 32-channel 12-bit DACs with programmable output ranges, an internal reference, 5 GPIOs, and a local temperature sensor. The high integration significantly reduces component counts and simplifies the system design with a small pace, low power, and high reliability.

The low power, very high integration, and wide operation temperature range of this device make it suitable for an all-in-one, low-cost, and bias-control circuit for power amplifiers found in multi-channel RF communication systems. The flexible DAC output ranges allow the device to be used as a biasing solution for a large variety of transistor technologies, such as LDMOS, GaN, or GaAs.



Table of Contents

Features	
Applications	1
Description	1
Revision History	3
Pin Configuration and Functions	4
Specifications	6
Absolute Maximum Ratings	6
ESD, Electrostatic Discharge Protection	6
Recommended Operating Conditions	6
Thermal Information	7
Electrical Characteristics-DAC Specification	8
Electrical Characteristics-ADC & TEMP Sensor Specification	10
Electrical Characteristics-General Specifications	11
Timing Requirements	12
Detailed Description	13
Functional Block Diagram	13
Feature Description	13
Application and Implementation	40
Application Note	40
Package Outline Dimensions	41
TQFP7X7-48	41
Order Information	42
IMPORTANT NOTICE AND DISCLAIMER	43



Revision History

Date	Revision	Notes
2019-12-10	Rev.A.6	Added the application note. Corrected the register names of the DACBxx in the register description.
2020-05-28	Rev.A.7	Corrected the GPIO number in page 1.
2021-02-18	Rev.A.8	Added Tape and Reel Order Information, and the 2 nd package POD.
2022-05-30	Rev.A.9	Updated the example board layout.
2023-05-21	Rev.A.10	Updated Tape and Reel Information.
2024-08-13	Rev.A.11	Updated to a new datasheet format. Added a note for Recommended Operating Conditions.
2024-12-12	Rev.A.12	Updated the POD of TQFP7x7-48. Added the MSL in the Order Information.

www.3peak.com 3 / 44 BA20241206A12



Pin Configuration and Functions




Table 1. Pin Functions

Pin No.	Name	I/O	Description
1	SDIO	I/O	Bi-directional serial data pin.
2	SCLK	I	SPI clock.
3	CS	I	Active low serial data enable.
4	VIO	PWR	IO supply voltage.
5	ADC5/ GPIO5	I/O	Analog ADC input. It can be set to operate as GPIO: — GPIO5: ALARMIN, active low alarm-control signal.
6 8~11	ADC4/ GPIO4 to ADC0/ GPIO0	I/O	 Analog ADC inputs. These pins can be set to operate as GPIOs. The GPIO functions are as follows: — GPIO4: DAV, active low ADC data available indicator. — GPIO3: ADCTRIG, active low external ADC conversion trigger. — GPIO2: ALARMOUT, open drain global alarm output. — GPIO1: CLEARB, active low DAC group B clear control signal. — GPIO0: CLEARA, active low DAC group A clear control signal.
7	GND	GND	Ground supply.
12	VDD	PWR	Analog supply voltage.
13~22 25~30	DAC_A0 to DAC_A15	0	 DAC group A. These 16 DAC outputs share the same range and clamp levels.
23	VCCA	PWR	Positive analog power supply for DAC group A.
24	VSSA	PWR	Negative analog power supply for DAC group A.

www.3peak.com 4 / 44 BA20241206A12



Pin No.	Name	I/O	Description
31~36 39~48	DAC_B16 to DAC_B31	0	 DAC group B. These 16 DAC outputs share the same range and clamp levels.
37	VSSB	PWR	Negative analog power supply for DAC group A.
38	VCCB	PWR	Positive analog power supply for DAC group A.
	Thermal PAD	-	The thermal pad should be connected to PCB ground plane for good thermal performance.

www.3peak.com 5 / 44 BA20241206A12



Specifications

Absolute Maximum Ratings

	Parameter	Min	Max	Unit
	V _{DD} to GND	-0.3	6	V
	V _{IO} to GND	-0.3	6	V
Supply	V _{CC (A, B)} to GND	-0.3	12	V
Voltage	V _{SS (A, B)} to GND	-12	0.3	V
	V _{CCA} to V _{SSA}	-0.3	12	V
	V _{CCB} to V _{SSB}	-0.3	12	V
	DAC_A (0-15) Outputs to GND	V _{SSA} - 0.3	V _{CCA} + 0.3	V
Pin	DAC_B (16-31) Outputs to GND	V _{SSB} - 0.3	V _{CCB} + 0.3	V
Voltage	FlexIO Pins to GND	-0.3	V _{DD} + 0.3	V
	SPI Pins to GND	-0.3	V _{IO} + 0.3	V
	ADC Analog Input Current	-10	10	mA
T _A	Operating Temperature Range	-40	125	°C
TJ	Maximum Junction Temperature	-40	150	°C
T _{STG}	Storage Temperature Range	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

ESD, Electrostatic Discharge Protection

Symbol	Parameter	Condition	Minimum Level	Unit
НВМ	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001 (1)	±2,000	V
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002 (2)	±1,000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

Recommended Operating Conditions

	Parameter	Min	Nom	Max	Unit
Supply Voltage	V _{DD}	4.5		5.5	V
	V _{IO}	1.65		5.5	V
	V _{CC (A, B)}	4.5		11	V
	Vss (A, B)	-11		-4.5	V

www.3peak.com 6 / 44 BA20241206A12

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output diode current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



	Parameter	Min	Nom	Max	Unit
	V _{CCA} - V _{SSA}	4.5		11	V
	V _{CCB} - V _{SSB}	4.5		11	V
Specified Temperature Range		-40		125	°C
Operating Temperature Range		-40		125	°C

⁽¹⁾ For positive output, $V_{ss[a]}$ or $V_{ss[b]}$ should be connected to 0 V. For negative output, $V_{cc[a]}$ or $V_{cc[b]}$ should be connected to 0 V.

Thermal Information

Package Type	θ _{JA}	θЈВ	θυς	Unit
TQFP7X7-48L	22.1	6.6	12.7 (top), 0.7 (bottom)	°C/W

www.3peak.com 7 / 44 BA20241206A12



Electrical Characteristics-DAC Specification

All test conditions: V_{DD} = 4.5 V to 5.5 V, V_{IO} = 1.65 V to 3.6 V; V_{CC} = 4.5 V to 11 V, V_{SS} = GND for positive range; V_{CC} = GND, V_{SS} = -11 V to -4.5 V for negative output range; over specified temperature range, unless otherwise noted.

Parameter	Conditions	Min	Тур	Max	Unit
DAC DC Specifications					
Resolution		12			
		-10		0	· V
Full Cools Outset Veltage Barres	Power up or reset through auto-range	-5		0	
Full-Scale Output Voltage Range	detection	0		5	
		0		10	
INL				±3	LSB
DNL				±1	LSB
Positive Output Range					
TUE	End point fit between codes 16 to 4031. DAC outputs unloaded.		±0.1	±0.5	%FSR
Total Error Temperature Drift	After one point calibration at 25 °C. Vou⊤: 2.5 V (10-V or 5-V range)		±0.03		%FSR
Offset Error	Full temp End point fit towards value at code 000h		±2	±15	mV
Offset Error Temperature Drift			±2		ppm/°C
Gain Error	Full temp		±0.01	±0.45	%FSR
Gain Error Temperature Drift			±20		ppm/°C
Zero-Scale Error	Full temp, code = 000h		2	15	mV
Zero-Scale Error Temperature Drift			±2		ppm/°C
Full-Scale Error	Code = FFFh		±0.01	±0.45	%FSR
Full-Scale Error Temperature Drift			±20		ppm/°C
Negative Output Ranges					
TUE			±0.1	±0.5	%FSR
Total Error Temperature Drift			±0.03		%FSR
Offset Error	End point fit towards value at code FFFh		±2	±15	mV
Offset Error Temperature Drift			±2		ppm/°C
Gain Error			±0.01	±0.45	%FSR
Gain Error Temperature Drift			±20		ppm/°C
Zero-Scale Error	Code = FFFh		-2	25	mV
Zero-Scale Error Temperature Drift			±2		ppm/°C
Full-Scale Error	Code = 000h		±0.01	±0.45	%FSR

www.3peak.com 8 / 44 BA20241206A12



Parameter	Conditions	Min	Тур	Max	Unit
Full-Scale Error Temperature Drift			±20		ppm/°C
DAC Output Buffer Specifications					
Load Current	Source with 1-V headroom from V _{CC} with 25-mV variation		20		mA
Load Guilent	Sink with 1-V headroom from V _{SS} with 25-mV variation		20		mA
Short-Circuit Current	Low current mode		±10		mA
Short-Circuit Current	Normal mode (default)		±45		mA
Capacitive Load Stability	R _L = ∞		200		pF
DC Output Impedance	DAC code at mid-scale		1		Ω
Output Voltage Settling Time	Zero-scale to quarter full-scale step to within 2.5 mV. R_L = 2 k Ω , C_L = 200 pF		7		μs
	1/4 to 3/4 scale settling to ± 0.5 LSB. R _L = 2 k Ω , C _L = 200 pF		11		
Slew Rate	Transition: 1/4 to 3/4 scale, 10% to 90%		0.5		V/µs
Output Noise	0.1 Hz to 10 Hz, DAC code at mid-scale		250		μVpp
Output Noise Density	1 kHz, DAC code at mid-scale		1,000		nV/√Hz
	DAC code at mid-scale. Frequency = 60 Hz, amplitude = 200 mVpp superimposed on V _{DD}		60		dB
AC PSRR	DAC code at mid-scale. Frequency = 60 Hz, amplitude = 200 mVpp superimposed on Vcc		85		dB
	DAC code at mid-scale. Frequency = 60 Hz, amplitude = 200 mVpp superimposed on Vss		85		dB
DC PSRR	DAC code at mid-scale. ±5% variation on all supplies.		0.15		mV/V
Code Change Glitch Impulse	1-LSB change around major carrier		6		nV-s
Glitch Impulse Amplitude	1-LSB change around major carrier		4		mV
Dower on Overshoot	V_{SS} = GND, V_{CC} = 0 V to +11 V, 2-ms ramp, R_series = 5 ohm, C =1 μ F		50		mV
Power-on Overshoot	V _{SS} = GND, V _{CC} = 0 V to −11 V, 2-ms ramp, R_series = 5 ohm, C = 1 μF		50		mV
Turn-on Overshoot	0~1/2 FS R_series = 5 ohm, C = 1 μF				mV
Channel-to-Channel DC Crosstalk	Measured channel at midscale.		1		mV

www.3peak.com 9 / 44 BA20241206A12



Parameter	Conditions	Min	Тур	Max	Unit
	Full scale output change on all other				
	channels.				
Clamp Output Specifications					
Load Current	DAC output buffers inactive. Sink with 2-V headroom from V _{SS} .	8			mA

Electrical Characteristics-ADC & TEMP Sensor Specification

All test conditions: $V_{DD} = 4.5 \text{ V}$ to 5.5 V, $V_{IO} = 1.65 \text{ V}$ to 3.6 V; $V_{CC} = 4.5 \text{ V}$ to 11 V, $V_{SS} = \text{GND}$ for positive range; $V_{CC} = \text{GND}$, $V_{SS} = -11 \text{ V}$ to -4.5 V for negative output range; over operating temperature range, unless otherwise noted.

Parameter	Conditions	Min	Тур	Max	Unit
ADC DC Specifications					
Resolution		12			
F # 0 . I . I . I . I		0		2 × V _{REF}	V
Full-Scale Input Range		0		V _{REF}	V
INL				±2	LSB
DNL				±1	LSB
Offset Error	After calibration			±5	LSB
Offset Error Match			±0.4		
Offset Error Temperature Drift			4		ppm/°C
Gain Error			±0.01	±0.5	%FSR
Gain Error Match			±0.4		LSB
Gain Error Temperature Drift			4		ppm/°C
Input Capacitance			20		pF
Input Bias Current	Unselected ADC input			±10	μA
Conversion Time			1.875		μS
Acquisition Time	500-kSPS conversion rate				μS
Conversion Rate			430		kSPS
Throughput Rate	SCLK = 20 MHz			250	kSPS
Tilloughput Nate	SPI update data rate			250	KOI O
Temperature Sensor Range					
Operating Range		-40		150	°C
Accuracy	$T_{\rm J} = -40^{\circ}{\rm C} \text{ to } 125^{\circ}{\rm C}$		±2.5		℃
Resolution	LSB size		0.0625		°C
Update Time	$T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		31.25		ms

www.3peak.com 10 / 44 BA20241206A12



Electrical Characteristics-General Specifications

All test conditions: V_{DD} = 4.5 V to 5.5 V, V_{IO} = 1.65 V to 5.5 V; V_{CC} = 4.5 V to 11 V, V_{SS} = GND for positive range; V_{CC} = GND, V_{SS} = -11 V to -4.5 V for negative output range; over operating temperature range, unless otherwise noted.

Parameter	Conditions	Min	Тур	Max	Unit
GPIO Specifications					
VIH LowVIO		0.7 × V _{IO}			V
V _{IL LowVIO}				0.3 × V _{IO}	V
Serial Interface Specifications	s				
VIH LowVIO		0.7 × V _{IO}			V
V _{IL LowVIO}				0.3 × V _{IO}	V
Input Current			2		μA
Input Pin Capacitance			2		pF
V _{OH}	I _{source} = 0.2 mA	V _{IO} - 0.2			V
VoL	I _{sink} = 0.2 mA			0.2	V
Output Pin Capacitance			2		pF
Pull-up Resistor nCS			1 M		Ω
Pull-up Resistor SCLK			1 M		Ω
Auto-Range Threshold Detec	tor				
V _{SSTH}	Negative voltage range		-3.75		
V _{ССТН}	Positive voltage range		3		
Power Requirement					
I _{VDD}			20		mA
I _{VCC} (A,B)	All DAC at midscale code. ADC in fastest auto mode.		10		mA
Ivss (A,B)	Temperature sensor enabled.		10		mA
Ivio	remperatare content chapica.		5		μA
I _{VDD}			3		mA
Ivcc (A,B)	Dawar dawa mada		0.5		mA
I _{VSS} (A,B)	Power-down mode		0.5		mA
Ivio			5		μΑ

www.3peak.com 11 / 44 BA20241206A12



Timing Requirements

All test conditions: V_{DD} = 4.5 V to 5.5 V, V_{IO} = 1.8 V to 3.6 V; V_{CC} = 4.5 V to 11 V, V_{SS} = GND for positive range; V_{CC} = GND, V_{SS} = -11 V to -4.5 V for negative output range; over operating temperature range, unless otherwise noted.

Parameter	Conditions	Min	Тур	Max	Unit
Serial Interface					
f(SCLK)				20	MHz
t _{PH} SCLK Pulse Width High		24.5			nS
t _{PL} SCLK Pulse Width Low		24.5			nS
tsu SDI Setup (1)		20			nS
t _H SDI Hold ⁽¹⁾		20			nS
t _(ODZ) SDO Driven to Tri-state		0		25	nS
t _(OZD) SDO Tri-State to Driven		1.5		30	nS
t _(OD) SDO Output Delay		0		25	nS
t _{SU(CS)} CS Setup ⁽¹⁾		20			nS
t _{H(/CS)} $\overline{\text{CS}}$ Hold ⁽¹⁾		20			nS
t _(IAG) CS High Time		20			nS




Figure 1. Serial Interface Write Timing Diagram




Figure 2. Serial Interface Read Timing Diagram

www.3peak.com 12 / 44 BA20241206A12



Detailed Description

Functional Block Diagram




Figure 3. Functional Block Diagram

Feature Description

Register Map

Address1	Туре	Default	Register Name
0x00	R/W	30	Interface Configuration 0
0x01	R/W	0	Interface Configuration 1
0x02	R/W	3	Device Configuration
0x03	R	8	Chip Type
0x04	R	32	Chip ID (Low Byte)
0x05	R	5	Chip ID (High Byte)
0x06	R	3	Chip Version
0x07-0x0B	_	_	Reserved
0x0C	R	32	Manufacturer ID (Low Byte)
0x0D	R	1	Manufacturer ID (High Byte)
0x0E	_	_	Reserved
0x0F	R/W	0	Register Update
0x21E	R	0	Temperature Data (Low byte)

www.3peak.com 13 / 44 BA20241206A12



Address1	Туре	Default	Register Name
0x21F	R	40	Temperature Data (High byte)
0x220	R	0	ADC0-Data (Low Byte)
0x221	R	0	ADC0-Data (High Byte)
0x222	R	0	ADC1-Data (Low Byte)
0x223	R	0	ADC1-Data (High Byte)
0x224	R	0	ADC2-Data (Low Byte)
0x225	R	0	ADC2-Data (High Byte)
0x226	R	0	ADC3-Data (Low Byte)
0x227	R	0	ADC3-Data (High Byte)
0x228	R	0	ADC4-Data (Low Byte)
0x229	R	0	ADC4-Data (High Byte)
0x22A	R	0	ADC5-Data (Low Byte)
0x22B	R	0	ADC5-Data (High Byte)
0x22C-0x22D	_	_	Reserved
0x22E-0x22F	_	_	Reserved
0x230	R/W	0	DACA0-Data (Low Byte)
0x231	R/W	0	DACA0-Data (High Byte)
0x232	R/W	0	DACA1-Data (Low Byte)
0x233	R/W	0	DACA1-Data (High Byte)
0x234	R/W	0	DACA2-Data (Low Byte)
0x235	R/W	0	DACA2-Data (High Byte)
0x236	R/W	0	DACA3-Data (Low Byte)
0x237	R/W	0	DACA3-Data (High Byte)
0x238	R/W	0	DACA4-Data (Low Byte)
0x239	R/W	0	DACA4-Data (High Byte)
0x23A	R/W	0	DACA5-Data (Low Byte)
0x23B	R/W	0	DACA5-Data (High Byte)
0x23C	R/W	0	DACA6-Data (Low Byte)
0x23D	R/W	0	DACA6-Data (High Byte)
0x23E	R/W	0	DACA7-Data (Low Byte)
0x23F	R/W	0	DACA7-Data (High Byte)
0x240	R/W	0	DACA8-Data (Low Byte)
0x241	R/W	0	DACA8-Data (High Byte)
0x242	R/W	0	DACA9-Data (Low Byte)
0x243	R/W	0	DACA9-Data (High Byte)
0x244	R/W	0	DACA10-Data (Low Byte)
0x245	R/W	0	DACA10-Data (High Byte)

www.3peak.com 14 / 44 BA20241206A12



Address1	Туре	Default	Register Name
0x246	R/W	0	DACA11-Data (Low Byte)
0x247	R/W	0	DACA11-Data (High Byte)
0x248	R/W	0	DACA12-Data (Low Byte)
0x249	R/W	0	DACA12-Data (High Byte)
0x24A	R/W	0	DACA13-Data (Low Byte)
0x24B	R/W	0	DACA13-Data (High Byte)
0x24C	R/W	0	DACA14-Data (Low Byte)
0x24D	R/W	0	DACA14-Data (High Byte)
0x24E	R/W	0	DACA15-Data (Low Byte)
0x24F	R/W	0	DACA15-Data (High Byte)
0x250	R/W	0	DACB16-Data (Low Byte)
0x251	R/W	0	DACB16-Data (High Byte)
0x252	R/W	0	DACB17-Data (Low Byte)
0x253	R/W	0	DACB17-Data (High Byte)
0x254	R/W	0	DACB18-Data (Low Byte)
0x255	R/W	0	DACB18-Data (High Byte)
0x256	R/W	0	DACB19-Data (Low Byte)
0x257	R/W	0	DACB19-Data (High Byte)
0x258	R/W	0	DACB20-Data (Low Byte)
0x259	R/W	0	DACB20-Data (High Byte)
0x25A	R/W	0	DACB21-Data (Low Byte)
0x25B	R/W	0	DACB21-Data (High Byte)
0x25C	R/W	0	DACB22-Data (Low Byte)
0x25D	R/W	0	DACB22-Data (High Byte)
0x25E	R/W	0	DACB23-Data (Low Byte)
0x25F	R/W	0	DACB23-Data (High Byte)
0x260	R/W	0	DACB24-Data (Low Byte)
0x261	R/W	0	DACB24-Data (High Byte)
0x262	R/W	0	DACB25-Data (Low Byte)
0x263	R/W	0	DACB25-Data (High Byte)
0x264	R/W	0	DACB26-Data (Low Byte)
0x265	R/W	0	DACB26-Data (High Byte)
0x266	R/W	0	DACB27-Data (Low Byte)
0x267	R/W	0	DACB27-Data (High Byte)
0x268	R/W	0	DACB28-Data (Low Byte)
0x269	R/W	0	DACB28-Data (High Byte)
0x26A	R/W	0	DACB29-Data (Low Byte)

www.3peak.com 15 / 44 BA20241206A12



Address1	Туре	Default	Register Name
0x26B	R/W	0	DACB29-Data (High Byte)
0x26C	R/W	0	DACB30-Data (Low Byte)
0x26D	R/W	0	DACB30-Data (High Byte)
0x26E	R/W	0	DACB31-Data (Low Byte)
0x26F	R/W	0	DACB31-Data (High Byte)
0x310	R/W	0	ADC Configuration
0x311	R/W	60	False Alarm Configuration
0x312	R/W	0	GPIO Configuration
0x313	R/W	3F	ADC MUX Configuration
0x314	R/W	0	Hardware Reset
0x315	R/W	0	DAC Range
0x316	R/W	0	DAC Clear Enable 0
0x317	R/W	0	DAC Clear Enable 1
0x318	R/W	0	DAC Clear Enable 2
0x319	R/W	0	DAC Clear Enable 3
0x31A	R/W	0	DAC Clear Source 0
0x31B	R/W	0	DAC Clear Source 1
0x31C	R/W	0	ALARMOUT Source 0
0x31D	R/W	0	ALARMOUT Source 1
0x370	R	0	Alarm Status 0
0x371	R	0	Alarm Status 1
0x372	R	8	General Status
0x373	R	0	DACA7~DACA0 Output Short
0x374	R	0	DACA15~DACA8 Output Short
0x375	R	0	DACB23~DACB16 Output Short
0x376	R	0	DACB31~DACB24 Output Short
0x377-0x379	_	<u> </u>	Reserved
0x37A	R/W	3F	GPIO
0x37B	R/W	0	Auxillary
0x37C-0x37D	_	0	Reserved
0x37E	W		DAC Broadcast Data (Low byte)
0x37F	W	_	DAC Broadcast Data (High byte)
0x380	R/W	FF	LT-Upper-Thresh (Low Byte)
0x381	R/W	0	LT-Lower-Thresh (Low Byte)
0x382	R/W	FF	LT-Therm-Thres (Thermal Shut Down)
0x383	_	_	Reserved
0x384	R/W	FF	ADC0-Upper-Thresh (Low Byte)

www.3peak.com 16 / 44 BA20241206A12



Address1	Туре	Default	Register Name
0x385	R/W	0F	ADC0-Upper-Thresh (High Byte)
0x386	R/W	0	ADC0-Lower-Thresh (Low Byte)
0x387	R/W	0	ADC0-Lower-Thresh (High Byte)
0x388	R/W	FF	ADC1-Upper-Thresh (Low Byte)
0x389	R/W	0F	ADC1-Upper-Thresh (High Byte)
0x38A	R/W	0	ADC1-Lower-Thresh (Low Byte)
0x38B	R/W	0	ADC1-Lower-Thresh (High Byte)
0x38C	R/W	FF	ADC2-Upper-Thresh (Low Byte)
0x38D	R/W	0F	ADC2-Upper-Thresh (High Byte)
0x38E	R/W	0	ADC2-Lower-Thresh (Low Byte)
0x38F	R/W	0	ADC2-Lower-Thresh (High Byte)
0x390	R/W	FF	ADC3-Upper-Thresh (Low Byte)
0x391	R/W	0F	ADC3-Upper-Thresh (High Byte)
0x392	R/W	0	ADC3-Lower-Thresh (Low Byte)
0x393	R/W	0	ADC3-Lower-Thresh (High Byte)
0x394	R/W	FF	ADC4-Upper-Thresh (Low Byte)
0x395	R/W	0F	ADC4-Upper-Thresh (High Byte)
0x396	R/W	0	ADC4-Lower-Thresh (Low Byte)
0x397	R/W	0	ADC4-Lower-Thresh (High Byte)
0x398	R/W	FF	ADC5-Upper-Thresh (Low Byte)
0x399	R/W	0F	ADC5-Upper-Thresh (High Byte)
0x39A	R/W	0	ADC5-Lower-Thresh (Low Byte)
0x39B	R/W	0	ADC5-Lower-Thresh (High Byte)
0x39C-0x39F	_	_	Reserved
0x3A0	R/W	Α	LT-Hysteresis
0x3A1	R/W	8	ADC0-Hysteresis
0x3A2	R/W	8	ADC1-Hysteresis
0x3A3	R/W	8	ADC2-Hysteresis
0x3A4	R/W	8	ADC3-Hysteresis
0x3A5	R/W	8	ADC4-Hysteresis
0x3A6	R/W	8	ADC5-Hysteresis
0x3A7-0xAD	_		Reserved
0x3AE	R/W	0	DAC Clear 0
0x3AF	R/W	0	DAC Clear 1
0x3B0	R/W	0	DAC Clear 2
0x3B1	R/W	0	DAC Clear 3
0x3B2	R/W	0	Power-Down 0

www.3peak.com 17 / 44 BA20241206A12



Address1	Туре	Default	Register Name
0x3B3	R/W	0	Power-Down 1
0x3B4	R/W	0	Power-Down 2
0x3B5	R/W	0	Power-Down 3
0x3B6	R/W	0	Power-Down 4
0x3B7-0xBF	_	_	Reserved
0x3C0	R/W	77	ADC Trigger

www.3peak.com 18 / 44 BA20241206A12



Register identification

Interface configuration: address 0x00-0x02

Register name: interface configuration 0 – address 0x00

Register Name	Address	Bit	Name	Function		
						Soft reset (self clearing).
		7	SOFT RESET	0: no action.		
		,		1: reset. Reset everything except address 0x00, 0x01.		
		0x30		6	Reserved	Reserved for factory use.
Interface	Interface 0x30					Address ascend.
			ADDR-ASCEND	0: descend-decrements address while streaming (address wrap from 0x7fff to 0x0000).		
						1: ascend-increments address while streaming (address wrap from 0x0000 to 0x7fff).
				4	Reserved	Reserved for factory use.
		3:00	Reserved	Reserved for factory use.		

- (1) This register is not reset by SOFT_RESET.
- (2) This register does not require update (address 0x0F).

Register name: interface configuration 1 – address 0x01

Register Name	Address	Bit	Name	Function														
						Single instruction enable.												
		7	SINGLE-INSTR	0: streaming mode (default).														
				1: single instruction.														
		6	Reserved	Reserved for factory use.														
				Read back.														
lusto ufo o o			5	READBACK	0: DAC read back from the active register													
Interface	0x01		READBACK	(default).														
Config 1				1: DAC read back from the buffer register.														
																4	Reserved	Reserved for factory use.
						3	Reserved	Reserved for factory use.										
							2	Reserved	Reserved for factory use.									
			1	Reserved	Reserved for factory use.													
		0	Reserved	Reserved for factory use.														

- (1) This register is not reset by SOFT_RESET.
- (2) This register does not require update (address 0x0F).

www.3peak.com 19 / 44 BA20241206A12



Register name: device configuration - address 0x02

Register Name	Address	Bit	Name	Function
		7:02	Reserved	Reserved for factory use.
Device Config	0x02	1:00	POWER-MODE	 Mode: 00: normal opertion-full power and full performance. 11: sleep-lowest power, non-operational except SPI. One time overwrite of the power-enable register (0xB2-0xB6).

Device identification: address 0x03–0x0D Register name: chip type – address 0x03

Register Name	Address	Bit	Name	Function
		7:04	Reserved	Reserved for factory use.
Chip Type	0x03	3:00	CHIP-TYPE	Identify the device as a precison analog monitor and control.

Register name: chip ID low byte - address 0x04

Register Name	Address	Bit	Name	Function
Chip ID Low Byte	0x04	7:00	CHIPID-LOW	Chip ID. Low byte.

Register name: chip ID high byte – address 0x05

Register Name	Address	Bit	Name	Function
Chip ID High Byte	0x05	7:00	CHIPID-HIGH	Chip ID. High byte.

Register name: version ID - address 0x06

Register Name	Address	Bit	Name	Function
Version ID	0x06	7:00	VERSION ID	Version ID.

Rregister name: manufacture ID low byte - address 0x0C

Register Name	Address	Bit	Name	Function
Manuf. ID Low Byte	0x0C	7:00	VENDORID- LOW	Manufacture ID. Low byte.

Register name: manufacture ID high byte – address 0x0D

Register Name	Address	Bit	Name	Function
Manuf. ID	0x0D	7:00	VENDORID-	Manufacture ID. High bute
High Byte	UXUD	7.00	HIGH	Manufacture ID. High byte.

www.3peak.com 20 / 44 BA20241206A12



Register update (buffered register): address 0x0F

Register name: register update – address 0x0F (self clearing)

Register Name	Address	Bit	Name	Function	
		7:06	Reserved	Reserved for factory use.	
		5	TEMP-UPDATE	When set, transfer the latest temperature conversion data to the LT Data register.	
Register Update		4	ADC-UPDATE	When set, transfer the latest ADC conversion data to the ADC Data registers.	
	0x0F			This function is needed when operating the ADC in autocycle mode.	
			3:01	Reserved	Reserved for factory use.
				Update (self clearing).	
		0	DAC-UPDATE	0: disabled.	
		J	DAC-OFDATE	1: enabled. Transfer data from buffers to active registers (DAC register only).	

www.3peak.com 21 / 44 BA20241206A12



General device configuration: address 0x310-0x317

Register name: ADC configuration – address 0x10 (R/W)

Register Name	Address	Bit	Name		F	unction	
		7	CMODE	O: direct r in the AD sequential conversion	version mode. The C channel ally on time	analog in registers when o	puts specified are converted ne set of ADC is idle and
				1: auto m in the AD sequentia conversion returns to process. 0x0F mus	ode. The acceptance of the company of the first company of the first company of the ADC-last be used	registers peatedly. \ plete, the hannel an UPDATE I to initiate	outs specified are converted When one set of ADC multiplexer d repeats the bit in register the transfer of the ADC data
	0x310	6:05	CONV-RATE (1:0)	ADC conversion rate.			
ADC Config				CR	tacq (ns)	tconv (ns)	Throughput
				00	125	1875	500 kSPS
				01	2125	1875	250 kSPS
				10	6125	1875	125 kSPS
				11	30125	1875	31.25 kSPS
		4	ADC-RANGE	0: 0-5 V.	ADC range selection bit. 0: 0-5 V. 1: 0-2.5 V.		
		3	ADC-CAL	upon AD0	Set to 1 enable offset calibration sequence upon ADC conversion startup (however offset calibration always runs once on the first trigge after power-up).		
		2	Reserved	Reserved	for factor	y use.	
		1	SDOZDD	Increase by 2 ns to	O Z-to-driv SDIO/SDO reduce bons where	tri-state	to driven timing tion on
		0	Reserved	Reserved	for factor	y use.	

www.3peak.com 22 / 44 BA20241206A12



Register name: flase alarm configuration - address 0x311

Register Name	Address	Bit	Name	Function		
				False alarm protection for ADC channels.		
				CH-FALR-CT	N CONSECUTIVE SIMPLE	
				000	1	
				001	4	
		7:05	CH-FALR-CT	010	8	
				011	16 (default)	
				100	32	
	0x311			101	64	
				110	128	
FALSE Alarm				111	256	
Config		4	Reserved	Reserved for factory use.		
				False alarm protection limits.	senso high and low	
				TEMP-FLAR-CT	N CONSECUTIVE SIMPLE	
		3:01	TEMP-FLAR-CT	000	1 (default)	
				001	2	
				011	3	
				111	4	
				Others	1	
		0	Reserved	Reserved for factory us	se.	

Register name: GPIO configuration – address 0x312

Register Name	Address	Bit	Name	Function
		7:06	Reserved	Reserved for factory use.
				ALARMIN pin enable.
		5	EN-ALARMIN	0: GPIO5 operation (default).
				1: ALARMIN operation.
		4	EN-DAV	DAV pin enable.
	0x312			0: GPIO4 operation enable (default).
GPIO Config				1: DAV opertion.
		3	EN-ADCTRIG	ADCTRIG pin enable.
				0: GPIO3 operation enable (default).
				1: ADCTRIG operation.
		2		ALARMOUT pin enable.
			EN-ALARMOUT	0: GPIO2 operation enable.
				1: ALARMOUT operation (default).

www.3peak.com 23 / 44 BA20241206A12



Register Name	Address	Bit	Name	Function
				CLEAR-B pin enable.
		1	EN-CLR-B	0: GPIO1 operation (default).
				1: CLEAR operation for DAC_B group DACs.
			EN-CLR-A	CLEAR-A pin enable.
		0		0: GPIO1 operation (default).
			1: CLEAR operation for DAC_A group DACs.	

Register name: ADC MUX configuration – address 0x313

Register Name	Address	Bit	Name	Function
		7:06	Reserved	Reserved for factory use.
ADC MUX Config 0x3		5	CH5	When set to 1, the corresponding analog input channel ADCn is accessed during an ADC conversion cycle. When set to 1, the corresponding bit in the GPIO configuration register is ignored, and the altermate GPIO function is blocked.
	0x313	4	CH4	When cleared to 0, the corresponding input channel ADCn is ignored during an ADC conversion cycle. When set to 0, the corresponding bit in the GPIO configuration register is effective.
		3	СНЗ	
		2	CH2	
		1	CH1	
		0	CH0	

Register name: hardware reset – address 0x314

Register Name	Address	Bit	Name	Function
Hardware Reset	0x314	7:00	HARD-RESET	Execute a full power-on-reset. Reset all registers to their defaults. When set to reserved, code 0xAD resets the device to its default, power-on-reset state.

www.3peak.com 24 / 44 BA20241206A12



DAC configuration: address 0x315-0x31D Register name: DAC range - address 0x315

Register Name	Address	Bit	Name		Function
		7	DAC-LC-B	Set to 1 enable group B.	low-current mode of the DACs
					utput voltage selection. ut range set by the auto-range t.
				DAC Range	DAC Group B Output
		6:04	DAC-RANGEB	0xx	Range set by auto-range detection circuit
				100	-10 V to 0 V
	0.045			101	-5 V to 0 V
				110	0 V to 10 V
DAC Banga 0				111	0 V to 5 V
DAC Range 0	0x315	3	DAC-LC-A	Set to 1 enable group A.	low-current mode of the DACs
		2:00	DAC-RANGEA		tput voltage selection. ut range set by the auto-range t.
				DAC Range	DAC Group A Output
				0xx	Range set by auto-range detection circuit
				100	-10 V to 0 V
				101	-5 V to 0 V
				110	0 V to 10 V
				111	0 V to 5 V

Register name: DAC clear enable 0 – address 0x316

Register Name	Address	Bit	Name	Function
	DAC Clear 0x316	7	CLREN-A7	This register determines which DACs go into a clear state when a clear event is detected as configured in the DA-CLEAR-SOURCE registers.
DAC Clear		6	CLREN-A6	If CLRENn = 1, DAC_n is forced into a clear state with a clear event.
Enable 0	51.5	5	CLREN-A5	If CLRENn = 0, a clear event does not affect the state of DAC_n.
		4	CLREN-A4	
		3	CLREN-A3	
		2	CLREN-A2	

www.3peak.com 25 / 44 BA20241206A12



Register Name	Address	Bit	Name	Function
		1	CLREN-A1	
		0	CLREN-A0	

Register name: DAC clear enable 1 – address 0x317

Register Name	Address	Bit	Name	Function
		7	CLREN-A15	This register determines which DACs go into a clear state when a clear event is detected as configured in the DA-CLEAR-SOURCE registers.
		6	CLREN-A14	If CLRENn = 1, DAC_n is forced into a clear state with a clear event.
DAC Clear Enable 1	0x317	5	CLREN-A13	If CLRENn = 0, a clear event does not affect the state of DAC_n.
		4	CLREN-A12	
		3	CLREN-A11	
		2	CLREN-A10	
		1	CLREN-A9	
		0	CLREN-A8	

Register name: DAC clear enable 2 – address 0x318

Register Name	Address	Bit	Name	Function
	0x318 0x318	7	CLREN-B23	This register determines which DACs go into clear state when a clear event is detected as configured in the DA-CLEAR-SOURCE registers.
		6	CLREN-B22	If CLRENn=1, DAC_n is forced into a clear state with a clear event.
0x318		5	CLREN-B21	If CLRENn = 0, a clear event does not affect the state of DAC_n.
		4	CLREN-B20	
		3	CLREN-B19	
		2	CLREN-B18	
		1	CLREN-B17	
		0	CLREN-B16	

www.3peak.com 26 / 44 BA20241206A12



Register name: DAC clear enable 3 - address 0x319

Register Name	Address	Bit	Name	Function
		7	CLREN-B31	This register determines which DACs go into clear state when a clear event is detected as configured in the DA-CLEAR-SOURCE registers.
		6	CLREN-B30	If CLRENn = 1, DAC_n is forced into a clear state with a clear event.
DAC Clear Enable 3	0x319	5	CLREN-B29	If CLRENn = 0, a clear event does not affect the state of DAC_n.
		4	CLREN-B28	
		3	CLREN-B27	
		2	CLREN-B26	
		1	CLREN-B25	
		0	CLREN-B24	

Register name: DAC clear source 0 - address 0x31A

Register Name	Address	Bit	Name	Function
		7	REF-ALR-CLR	
		6	ALMIN-ALR-CLR	
		5	ADC5-ALR-CLR	This register selects which alarm forces DACs
DAC Clear	ar a	4	ADC4-ALR-CLR	into a clear state, regardless of which DAC
Source 0	0x31A	3	ADC3-ALR-CLR	operation mode is active, auto, or manual. In order for DAC_n to go into clear mode, it must
		2	ADC2-ALR-CLR	be enabled in the DAC clear enable registers.
		1	ADC1-ALR-CLR	
		0	ADC0-ALR-CLR	

Register name: DAC clear source 1 – address 0x31B

Register Name	Address	Bit	Name	Function
		7:03	Reserved	Reserved for factory use.
540.01		2	THERM-ALR- CLR	This register selects which alarm forces DACs
DAC Clear Source 1	0x31B	1	LT-HIGH-ALR- CLR	into a clear state, regardless of which DAC operation mode is active, auto, or manual. In order for DAC n to go into clear mode, it must
		0	LT-LOW-ALR- CLR	be enabled in the DAC clear enable register

www.3peak.com 27 / 44 BA20241206A12



Register name: ALARMOUT source 0 - address 0x31C

Register Name	Address	Bit	Name	Function
		7	REF-ALR-OUT	
		6	ALMIN-ALR-OUT	
		5	ADC5-CLR-OUT	
ALARM OUT	RM OUT	4	ADC4-CLR-OUT	This register selects which alarms can active
Source 0	0x31C	3	ADC3-CLR-OUT	the ALARMOUT pin. The ALARMOUT must be enabled for this function to take effect.
		2	ADC2-CLR-OUT	be chapted for the furnisher to take effect.
		1	ADC1-CLR-OUT	
		0	ADC0-CLR-OUT	

Register name: ALARMOUT source 1 - address 0x31D

Register Name	Address	Bit	Name	Function
		7:04	Reserved	Reserved for factory use.
				Alarm latch disable bit.
		3	ALARM-LATCH- DIS	When cleared to 0, the alarm bits are latched. When an alarm occurs, the corresponding alarm bit is set to 1. The alarm bit remains until the error condition subsides and the alarm register is read. Before reading, the alarm bit is not cleared even if the alarm condition disappears.
ALARMOUT Source 1	0x31D			When set to 1, the alarm bits are not latched. When the alarm condition subsides, the alarm bits are cleared regardless of whether the alarm bits have been read or not.
		2	THERM-ALR- OUT	
		1	LT-HIGH-ALR- OUT	This register selects which alarms can active the ALARMOUT pin. The ALARMOUT must be enabled for this function to take effect.
		0	LT-LOW-ALR- OUT	be chapted for this function to take effect.

ADC and temperature data: address 0x21E-0x22B

Register name: temperature data (low byte) – address 0x21E

Register Name	Address	Bit	Name	Function
Temp Data (Low)	0x21E	7:04	TEMP-DATA (3:0)	Store the temperature sensor in decimal data.
		3:00	Reserved	Reserved for factory use.

www.3peak.com 28 / 44 BA20241206A12



Register name: temperature data (high byte) – address 0x21F

Register Name	Address	Bit	Name	Function
Temp Data	Temp Data	0.00	TEMB B 4T4	Stores the temperature sensor.
(High)	0x21F	3:00	TEMP-DATA	Integer data.

Register name: ADCn data (low byte) - address 0x220-0x22B

Register Name	Address	Bit	Name	Function
ADCn Data	0x220 to 0x22B	7:00	ADCn-DATA	Store the 12-bit ADCn conversion results in
(Low)	0,220 10 0,226	7.00	(7:0)	straight binary format.

Register name: ADCn data (high byte) - address 0x220-0x22B

Register Name	Address	Bit	Name	Function
ADCn Data	0x220 to 0x22B	7:00	ADCn-DATA	Store the 12-bit ADCn conversion results in
(High)	0.220 10 0.225	7.00	(7:0)	straight binary format.

DAC data: address 0x230-0x26F

Register name: DACn data (low byte) – address 0x230-0x26

Register Name	Address	Bit	Name	Function
				Store the 12-bit data to be loaded to the
DACn Data	0,,220 to 0,,205	7.00	DAC_n latches in straight binary format.	DAC_n latches in straight binary format.
(Low)	0x230 to 0x26F	7:00	DACn-DATA	The straight binary format is used for all DAC
				ranges.

Register name: DACn data (high byte) – address 0x230-0x26F

Register Name	Address	Bit	Name	Function
		7:04	Reserved	Reserved for factory use.
DACn Data (High)	0x230 to 0x26F	3:00	ADCn-DATA (11:8)	Store the 12-bit data to be loaded to the DAC_n latches in straight binary format. The straight binary format is used for all DAC ranges.

www.3peak.com 29 / 44 BA20241206A12



Status register: address 0x370-0x372

Register name: alarm status 0 – address 0x370

Register Name	Address	Bit	Name	Function
		7	REF-ALR	REF-ALR = 1 when the internal reference voltage is less than 2.2 V.
		6	ALARMIN-ALR	ALARMIN = 1 if the $\overline{\text{ALARMIN}}$ pin is enabled and set high.
		_	ADOL ALD	ADC5-ALR = 1 when out of the range defined by the corresponding threshold registers.
		5	ADC5-ALR	ADC5-ALR = 0 when the analog input is within the specified range.
		4	ADC4 ALD	ADC4-ALR = 1 when out of the range defined by the corresponding threshold registers.
		4	ADC4-ALR	ADC4-ALR = 0 when the analog input is within the specified range.
Alassa Otatus O	0070	3	ADC3-ALR	ADC3-ALR = 1 when out of the range defined by the corresponding threshold registers.
Alarm Status 0	0x370			ADC3-ALR = 0 when the analog input is within the specified range.
		2	ADC2-ALR	ADC2-ALR = 1 when out of the range defined by the corresponding threshold registers.
				ADC2-ALR = 0 when the analog input is within the specified range.
			ADOLALD	ADC1-ALR = 1 when out of the range defined by the corresponding threshold registers.
	1	ADC1-ALR	ADC1-ALR = 0 when the analog input is within the specified range.	
			4500 M.5	ADC0-ALR = 1 when out of the range defined by the corresponding threshold registers.
		0	ADC0-ALR	ADC0-ALR = 0 when the analog input is within the specified range.

Register name: alarm status 1 – address 0x371

Register Name	Address	Bit	Name	Function
		7:03	Reserved	Reserved for factory use.
Alarm Status 1	0x371	2	THERM-ALR	Thermal alarm flag. When the die temperature is equal to or greater than the thermal threshold, the bit is set 1 and the THERM-ALR flag actives. The on-chip temperature senor (LT) monitors the die temperature. If LT is disabled, the THERM-ALR bit is always 0.

www.3peak.com 30 / 44 BA20241206A12



Register Name	Address	Bit	Name	Function
		1	LT-HIGH-ALR	LT-LOW-ALR = 1 when the temperature sensor is out of the range defined by the upper threshold.
		0	LT-LOW-ALR	LT-LOW-ALR = 1 when the temperature sensor is out of the range defined by the lower threshold.

Register name: alarm status 1 – address 0x372

Register Name	Address	Bit	Name	Function
		7	VCCB	This bit is the VCC detection output for DAC group B. Doesn't affect the auto-range detection result. Used for information only.
		6	VCCA	This bit is the VCC detection output for DAC group A. Doesn't affect the auto-range detection result. Used for information only.
		_	Veen	This bit is the auto-range detection output for DAC group B.
		5	VSSB	0: 0 V to 5 V.
				1: -10 V to 0 V.
				This bit is the auto-range detection output for DAC group A.
		4	VSSA	0: 0 V to 5 V.
	operal Status 0v272			1: -10 V to 0 V.
General Status				ADC Ready indicator. ADC-READY must be 1 in order for the ADC to respond to a trigger to begin conversions.
General Status 0x372		3	ADC-READY	ADC-READY = 1 means the ADC is ready (waiting) to be triggered. During power-up, it remains unready (0) until the ADC is powered up (PADC set to 1) and at least one ADC channel is enabled. If there is any write that would stop the ADC, ADC-READY becomes 0 until the device completes processing of these changes/updates. Then if PADC = 1 and at least one channel is enabled, ADC-REDAY returns to 1.
				Once a trigger is received and the ADC begins conversions, the ADC-READY bit becomes 0.
		2	LT-BUSY	Temperature sensor busy indicator.
				Global alarm bit.
		1	GALR	This bit is the OR function or all individual alarm bits of the status register. This bit is set to 1 when any alarm condition occurs and

www.3peak.com 31 / 44 BA20241206A12



Register Name	Address	Bit	Name	Function
				remains set until the Status Register is read.
				This bit is cleared after reading the Status
				Register.
				ADC data available flag bit. Direct mode only.
				Always cleared in auto mode.
		0	DA)/E	0: ADC conversion is in progress or ADC is in
		0	DAVF auto mode.	auto mode.
				1: ADC conversion is complete and new data
				is available.

Register name: DAC output short – address 0x373-0x376

DACA7-DACA0 output short address: 0x373

Register Name	Address	Bit	Name	Function
		7	DAC-A7 Short	The bit is set to 1 if the corresponding DAC is detected to be shorted.
		6	DAC-A6 Short	The bit is not latched.
		5	DAC-A5 Short	
Power Enable 3	0x373	4	DAC-A4 Short	
		3	DAC-A3 Short	
		2	DAC-A2 Short	
		1	DAC-A1 Short	
		0	DAC-A0 Short	

DACA15-DACA8 output short address: 0x374

Register Name	Address	Bit	Name	Function
		7	DAC-A15 Short	The bit is set to 1 if the corresponding DAC is detected to be shorted.
		6	DAC-A14 Short	The bit is not latched.
		5	DAC-A13 Short	
Power Enable 3	0x374	4	DAC-A12 Short	
		3	DAC-A11 Short	
		2	DAC-A10 Short	
		1	DAC-A9 Short	
		0	DAC-A8 Short	

www.3peak.com 32 / 44 BA20241206A12



DACB7-DACB0 output short address: 0x375

Register Name	Address	Bit	Name	Function
		7	DAC-B23 Short	The bit is set to 1 if the corresponding DAC is detected to be shorted.
		6	DAC-B22 Short	The bit is not latched.
		5	DAC-B21 Short	
Power Enable 3	0x375	4	DAC-B20 Short	
		3	DAC-B19 Short	
		2	DAC-B18 Short	
		1	DAC-B17 Short	
		0	DAC-B16 Short	

DACB31-DACB23 output short address: 0x376

Register Name	Address	Bit	Name	Function
		7	DAC-B31 Short	The bit is set to 1 if the corresponding DAC is detected to be shorted.
		6	DAC-B30 Short	The bit is not latched.
		5	DAC-B29 Short	
Power Enable 3	0x376	4	DAC-B28 Short	
		3	DAC-B27 Short	
		2	DAC-B26 Short	
		1	DAC-B25 Short	
		0	DAC-B24 Short	

GPIO data: address 0x37A

Register name: GPIO – address 0x37A

Register Name	Address	Bit	Name	Function
	GPIO 0x37A	7:06	Reserved	For write operation, the GPIO pin operates as an output. Writing a 1 to the GPIO-n bit sets the GPIO-n pin to high impedance. Writing a 0 sets the GPIO-n pin to logic low-alarm.
		5	GPIO-5	For read operations, the GPIO pin operates as an input. Read the GPIO-n bit to receive the status of the GPIO-n pin.
GPIO		4	GPIO-4	After power-on reset, or any forced hardware or software reset, the GPIO-n bit pin is in a high-impedance state.
		3	GPIO-3	
		2	GPIO-2	
		1	GPIO-1	
		0	GPIO-0	

www.3peak.com 33 / 44 BA20241206A12



DAC broadcast data: address 0x37E-0x37F

Register name: DAC broadcast data (low byte) - address 0x37E

Register Name	Address	Bit	Name	Function
DAC Broadcast Data (Low)	0x37E	7:00	DAC- BROADCAST- DATA (7:0)	Writing to this register sets all DACn data low byte buffers to specified code.

Register name: DAC broadcast data (high byte) - address 0x37F

Register Name	Address	Bit	Name	Function
		7:04	Reserved	Reserved for factory use.
DAC Broadcast Data (High)	0x37F	3:00	DAC- BROADCAST- DATA (11:8)	Writing to this register sets all DACn data high byte buffers to specified code.

Out-of-range ADC threshold: address 0x380-0x39B

Register name: LT upper thresh - address 0x380

Register Name	Address	Bit	Name	Function		
LT Upper Thresh	0x380	7:00	THRU-LT (7:0)	Set 8-bit upper threshold value for the local		
Li Oppei illiesii	0x360	7.00	111KO-L1 (7.0)	temperature sensor.		

Register name: LT lower thresh – address 0x381

Register Name	Address	Bit	Name	Function
LT Lower Thresh 0x381	7:00	THRL-LT (7:0)	Set 8-bit lower threshold value for the local	
Li Lowei Illiesii	0,301	7.00	1111XL-L1 (1.0)	temperature sensor.

Register name: therm thresh - address 0x382

Register Name	Address	Bit	Name	Function
Therm Thresh	orm Throab 0v202	7:00	THRU-THERM	Set 8-bit die thermal threshold value for the
memi miesii	0x382	7.00	(7:0)	local temperature sensor.

Register name: ADCn upper thresh (low byte) - address 0x384-0x39B

Register Name	Address	Bit	Name	Function
ADCn Upper Thresh (Low)	0x384 to 0x39B	7:00	THRUn (7:0)	Set 12-bit upper threshold value for the ADCn channel in straight binary format.

Register name: ADCn upper thresh (high byte) – address 0x384-0x39B

Register Name	Address	Bit	Name	Function
450 11		7:04	Reserved	Reserved for factory use.
ADCn Upper Thresh (High)	0x384 to 0x39B	3:00	THRUn (11:8)	Set 12-bit upper threshold value for the ADCn channel in straight binary format.

www.3peak.com 34 / 44 BA20241206A12



Register name: ADCn lower thresh (low byte) – address 0x384-0x39B

Register Name	Address	Bit	Name	Function
ADCn Lower	0x384 to 0x39B	7:00	THRLn (7:0)	Set 12-bit lower threshold value for the ADCn
Thresh (Low)	0,304 (0 0,395	7.00	11111111 (7.0)	channel in straight binary format.

Register name: ADCn lower thresh (high byte) – address 0x384-0x39B

Register Name	Address	Bit	Name	Function
ADO: 1	ADCn Lower Thresh (High) 0x384 to 0x39B	7:04	Reserved	Reserved for factory use.
		3:00	THRLn (11:8)	Set 12-bit lower threshold value for the ADCn
mesii (mgii)		0.00	1111(11.0)	channel in the straight binary format.

Hysteresis: address 0x3A0-0x3A6

Register name: thermal hysteresis - address 0x3A0

Register Name	Address	Bit	Name	Function
Thermal	0x3A0	7.00	THERM-HYST	Hysteresis of the die thermal temperature
Hysteresis	UXSAU	7:00	(7:0)	sensor, 1°C per step.

Register name: ADCn hysteresis – address 0x3A1-0x3A6

Register Name	Address	Bit	Name	Function
	7	Reserved	Reserved for factory use.	
ADCn Hysteresis	eresis 0x3A6	6:00	UVSTn (6:0)	Hysteresis of general purpose ADCn, 1 LSB
	0.00	HYSTn (6:0)	per step.	

Power-down register: address 0x3AE-0x3B6 Register name: DAC clear 0 – address 0x3AE

Register Name	Address	Bit	Name	Function
		7	CLR-A7	This register uses software to force the DAC into a clear state.
		6	CLR-A6	
		5	CLR-A5	If CLRn = 1, DAC_n is forced into a clear state.
DAC Clear 0	DAC Clear 0 0x3AE	4	CLR-A4	
	3	CLR-A3	If CLRn = 0, DAC_n is restored to normal operation.	
		2	CLR-A2	
		1	CLR-A1	
		0	CLR-A0	

www.3peak.com 35 / 44 BA20241206A12



Register name: DAC clear 1 – address 0x3AF

Register Name	Address	Bit	Name	Function
		7	CLR-A15	This register uses software to force the DAC into a clear state.
		6	CLR-A14	
		5	CLR-A13	If CLRn = 1, DAC_n is forced into a clear state.
DAC Clear 1	0x3AF	4	CLR-A12	
		3	CLR-A11	If CLRn = 0, DAC_n is restored to normal operation.
	2	CLR-A10		
	1	CLR-A9		
		0	CLR-A8	

Register name: DAC clear 2 – address 0x3B0

Register Name	Address	Bit	Name	Function
		7	CLR-B23	This register uses software to force the DAC into a clear state.
		6	CLR-B22	
		5	CLR-B21	If CLRn = 1, DAC_n is forced into a clear state.
DAC Clear 2	0x3B0	4	CLR-B20	
		3	CLR-B19	If CLRn = 0, DAC_n is restored to normal operation.
	2	CLR-B18		
		1	CLR-B17	
		0	CLR-B16	

Register name: DAC clear 3 - address 0x3B1

Register Name	Address	Bit	Name	Function
		7	CLR-B31	This register uses software to force the DAC into a clear state.
		6	CLR-B30	
		5	CLR-B29	If CLRn = 1, DAC_n is forced into a clear state.
DAC Clear 3	0x3B1	4	CLR-B28	
	3	CLR-B27	If CLRn = 0, DAC_n is restored to normal operation.	
	2	CLR-B26		
		1	CLR-B25	
		0	CLR-B24	

www.3peak.com 36 / 44 BA20241206A12



Register name: power enable 0 – address 0x3B2

Register Name	Address	Bit	Name	Function
	Power Enable 0 0x3B2	7	PDAC-A7	After power-on or reset, all bits in the Power- Down Register are cleared to the default value, and all the components controlled by this register are either powered-down or off.
Power Enable 0		6	PDAC-A6	The Power-Down Register allows the host to manage the TPAFE0534 power dissipation. When not required, the ADC, temperature sensor, internal reference, and any of the DACs can be put into an inactive low-power mode to reduce current drain from the supply.
		5	PDAC-A5	The bits in the Power-Down Register control this power-down function. Set the respective bit to 1 to active the corresponding function.
		4	PDAC-A4	
		3	PDAC-A3	
		2	PDAC-A2	
		1	PDAC-A1	
		0	PDAC-A0	

Register name: power enable 1 – address 0x3B3

Register Name	Address	Bit	Name	Function
	Enable 1 0x3B3	7	PDAC-A15	After power-on or reset, all bits in the Power- Down Register are cleared to the default value, and all the components controlled by this register are either powered-down or off.
Power Enable 1		6	PDAC-A14	The Power-Down Register allows the host to manage the TPAFE0534 power dissipation. When not required, the ADC, temperature sensor, internal reference, and any of the DACs can be put into an inactive low-power mode to reduce current drain from the supply.
		5	PDAC-A13	The bits in the Power-Down Register control this power-down function. Set the respective bit to 1 to active the corresponding function.
		4	PDAC-A12	
	3	PDAC-A11		
		2	PDAC-A10	
		1	PDAC-A9	
		0	PDAC-A8	

www.3peak.com 37 / 44 BA20241206A12



Register name: power enable 2 – address 0x3B4

Register Name	Address	Bit	Name	Function
	r Enable 2 0x3B4	7	PDAC-B23	After power-on or reset, all bits in the Power- Down Register are cleared to the default value, and all the components controlled by this register are either powered-down or off.
Power Enable 2		6	PDAC-B22	The Power-Down Register allows the host to manage the TPAFE0534 power dissipation. When not required, the ADC, temperature sensor, internal reference, and any of the DACs can be put into an inactive low-power mode to reduce current drain from the supply.
		5	PDAC-B21	The bits in the Power-Down Register control this power-down function. Set the respective bit to 1 to active the corresponding function.
		4	PDAC-B20	
	3	PDAC-B19		
		2	PDAC-B18	
		1	PDAC-B17	
		0	PDAC-B16	

Register name: power enable 3 – address 0x3B5

Register Name	Address	Bit	Name	Function
	Enable 3 0x3B5	7	PDAC-B31	After power-on or reset, all bits in the Power- Down Register are cleared to the default value, and all the components controlled by this register are either powered-down or off.
Power Enable 3		6	PDAC-B30	The Power-Down Register allows the host to manage the TPAFE0534 power dissipation. When not required, the ADC, temperature sensor, internal reference, and any of the DACs can be put into an inactive low-power mode to reduce current drain from the supply.
		5	PDAC-B29	The bits in the Power-Down Register control this power-down function. Set the respective bit to 1 to active the corresponding function.
		4	PDAC-B28	
	3	PDAC-B27		
		2	PDAC-B26	
		1	PDAC-B25	
		0	PDAC-B24	

www.3peak.com 38 / 44 BA20241206A12



Register name: power enable 4 – address 0x3B6

Register Name	Address	Bit	Name	Function
		7:03	Reserved	Reserved for factory use.
		2	PTEMP	After power-on or reset, all bits in the Power- Down Register are cleared to the default value, and all the components controlled by this register are either powered-down or off.
Power Enable 4	0x3B6	1	Reserved	The Power-Down Register allows the host to manage the TPAFE0534 power dissipation. When not required, the ADC, temperature sensor, internal reference, and any of the DACs can be put into an inactive low-power mode to reduce current drain from the supply.
		0	PADC	The bits in the Power-Down Register control this power-down function. Set the respective bit to 1 to active the corresponding function.

ADC trigger: address 0x3C0

Register name: ADC trigger – address 0x3C0

Register Name	Address	Bit	Name	Function
ADC Trigger		7:01	Reserved	Reserved for factory use.
				Internal ADC conversion bit.
	0x3C0	0	ICONV	Set this bit to 1 start the ADC conversion
			internally. The bit is automatically cleared t	
				0 after the ADC conversion starts.

www.3peak.com 39 / 44 BA20241206A12



Application and Implementation

Note

Information in the following application sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

Application Note


- 1. The series resistor and filter cap are recommended to be added at the DAC output, and then DAC stability can be assured when driving large loads, such as GaN FET.
 - R_series = 5 ohm, C = 1 μ F are recommended.
- 2. The filter cap should be added on each supply voltage to make sure the device works in stable condition.
- When writing following registers, it is suggested to use single mode, or write single byte in stream mode. If multi bytes are
 written once in stream mode, SPI speed should be lower than 10 MHz, or wait 800 nS between each two bytes written if
 SPI speed is larger than 10 MHz.
 - 0x0310 (ADC/SPI Configuration), 0x0311 (False Alarm Configuration);
 - 0x0380 (LT-Upper-Thresh (Low byte)) to 0x0382 (LT-Therm-Thresh (Low byte));
 - 0x0384 (ADC0-Upper-Thresh (Low byte) to 0x39b (ADC5-Lower-Thresh (High byte));
 - 0x03A1 (Therm Hystersis) to 0x03A6 (ADC5-Hystersis);
 - 0x03B2 (Power-Enable 0) to 0x03B6 (Power-Enable 4).
- 4. When writing 0x026F in stream mode, the descend mode should be used. There is no limit in single mode.

www.3peak.com 40 / 44 BA20241206A12



Package Outline Dimensions

TQFP7X7-48





Order Information

Order Number	Operating Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
TPAFE0534-QPCR-S	−40 to 125°C	TQFP7X7-48L	0534	3	Tray, 2500	Green
TPAFE0534-QPCR-S	-40 to 125°C	TQFP7X7-48L	0534	3	Tape and Reel, 2000	Green

Green: 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

www.3peak.com 42 / 44 BA20241206A12



IMPORTANT NOTICE AND DISCLAIMER

Copyright[©] 3PEAK 2012-2024. All rights reserved.

Trademarks. Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

Performance Information. Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

Disclaimer. 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.

www.3peak.com 43 / 44 BA20241206A12



This page intentionally left blank

www.3peak.com 44 / 44 BA20241206A12