

## 1 Features

- 16 Monotonic 12-Bit DACs
  - Selectable Ranges: -10 to 0 V, -5 to 0 V, 0 to5 V, and 0 to 10 V
  - High Current Drive Capability: up to ±10 mA
  - > Auto-Range Detector
  - Selectable Clamp Voltage
- 12-Bit SAR ADC
  - 21 External Analog Inputs(16 bi-polar inputs with -12.5 to 12.5V range; 5 high precision inputs with 0 to 5V range)
  - Programmable Out-of-Range Alarms
- Eight General Purpose I/O Ports (GPIOs)
- Internal 2.5 V Reference
- Internal Temperature Sensor
  - ➤ -40°C to 125°C Operation
  - ➢ ±7.5°C Accuracy
- Low-Power SPI-Compatible Serial Interface
  - 4-Wire Mode, 1.8 to 5.5 V Operation
- Operating Temperature: -40°C to 125°C
- Available in 64-Pin TQFP package

## 2 Applications

- Wireless infrastructure
  - Cellular Base Stations
  - Microwave Backhaul
- Optical networks
- General Purpose Monitor and Control
- Data Acquisition Systems

## 3 Description

The TPA7836B is a highly integrated, low power consumption, analog monitor and control solution, it includes a 21-channel, 12bits ADC, sixteen 12-bits DACs with programmable output ranges, an internal reference, eight GPIOs and a local temperature sensor, the high integration significantly reduces component counts and simplifies the system design with small pace, low power, high reliability.

The low power, very high integration and wide operation temperature range of this device make it suitable for an allin-one, low cost, bias-control circuit for the power amplifiers found in multi-channel RF communication systems, the flexible DAC output ranges allow the device to be used as a biasing solution for the large variety of transistor technologies, such as LDMOS, GaN, GaAs.

## 4 Function block diagram





## **Order Information**

Order Number	Operating Temperature Range	Package	Marking Information	Transport Media, Quantity
TPA7836B-QP	-40 to 125°C	TQFP EP 64	TPA7836	Tape reel, MPQ 1000

# 5 Pin Configuration and Functions





## **Pin functions**

Pin	Pin		Description	
Pin Name	No	1/o		
ADC_0	47			
ADC_1	46		Bipolar analog inputs. These pins are typically used to monitor the DAC group-C outputs.	
ADC_2	45		input range of these channels is −12.5 to 12.5 V.	
ADC_3	44			
ADC_4	43		Bipolar analog inputs. These pins are typically used to monitor the DAC group-D outputs.	
ADC_5	42		input range of these channels is −12.5 to 12.5 V.	
ADC_6	41			
ADC_7	40			
ADC_8	34		Bipolar analog inputs. These pins are typically used to monitor the DAC group-B outputs.	
ADC_9	33	I	input range of these channels is −12.5 to 12.5 V.	
ADC_10	32			
ADC_11	31			
ADC_12	30		Bipolar analog inputs. These pins are typically used to monitor the DAC group-A outputs.	
ADC_13	29		input range of these channels is –12.5 to 12.5 V.	
ADC_14	28			
ADC_15	27			
AGND1	21		Analog ground, these pins are the ground reference point for all analog circuit on the device,	
AGND2	48	Т	connect the AGND1,AGND2 and AGND3 pins to the same potential(AGND), ideally, the analog	
AGND3	56		and digital grounds should be at the same potential ground and must not differ by more than	
			+/-0.3V	
AVCC_AB	20	Т	Positive analog power for DAC groups A and B, the AVCC_AB and must be connected to the	
			same potential (AVCC)	
AVCC_CD	57	I	Positive analog power for DAC groups C and D, the AVCC_AB and must be connected to the	
			same potential (AVCC)	
AVDD	50	I	Analog supply voltage (4.5 V to 5.5 V). This pin must have the same value as the DVDD pin.	
AVEE	17	I	Lowest potential in the system. This Pin is typically tied to the negative supply voltage but if	
			all DACs are set in the positive output range, this pin can be connected to the same analog	
			ground. This pin also acts as the negative analog supply for DAC group A. This pins sets the	
			power-on-reset and clamp voltage values for the DAC group A	
AVSSB	24	I	Negative analog supply for DAC group B, This pin sets the power-on-reset and clamp voltage	
			values for the DAC group B, this pin is typically tied to the AVEE pin for the negative output	
			range or AGND for the positive output range	
AVSSC	53	I	Negative analog supply for DAC group C, This pin sets the power-on-reset and clamp voltage	
			values for the DAC group B, this pin is typically tied to the AVEE pin for the negative output	
			range or AGND for the positive output range	
AVSSD	60	I	Negative analog supply for DAC group D, This pin sets the power-on-reset and clamp voltage	
			values for the DAC group B, this pin is typically tied to the AVEE pin for the negative output	
			range or AGND for the positive output range	
CS	6	I	Active-low serial-data enable. This input is the frame-synchronization signal for the serial	
			data, When this signal goes low, it enables the serial interface input shift register	



DAC_A0	15		DAC group A, These DAC channels share the same range and clamp voltage. If any of the
DAC_A1	16	0	other DAC groups is in the negative voltage range, DAC group A should be in the negative
DAC_A2	18		voltage range as well
DAC_A3	19		
DAC_B4	22		DAC group B, These DAC channels share the same range and clamp voltage. If any of the
DAC_B5	23	0	other DAC groups is in the negative voltage range, DAC group B should be in the negative
DAC_B6	25		voltage range as well
DAC_B7	26		
DAC_C8	51		DAC group C, These DAC channels share the same range and clamp voltage. If any of the
DAC_C9	52	0	other DAC groups is in the negative voltage range, DAC group C should be in the negative
DAC_C10	54		voltage range as well
DAC_C11	55		
DAC_D12	58		DAC group D, These DAC channels share the same range and clamp voltage. If any of the
DAC_D13	59	0	other DAC groups is in the negative voltage range, DAC group D should be in the negative
DAC_D14	61		voltage range as well
DAC_D15	62		
DGND	64	I	Digital ground. This pin is the ground reference point for all digital circuitry on the device.
			Ideally, the analog and digital grounds should be at the same potential (GND) and must not
			differ by more than +/-0.3V.
DVDD	63	Ι	Digital supply voltage (4.5 V to 5.5 V). This pin must have the same value as the AVDD pin.
GPIO0/	7	I/O	General-purpose digital I/O 0(default), this pin is a bidirectional digital input/output with an
ALARMIN			internal 48-K $\Omega$ pullup resistor to the IOVDD pin. Alternatively the pin can be set to operate as
			the digital input ALARMIN which is an active-low alarm-control signal. If unused this pin can
			be left floating
GPIO1/	8	I/O	General purpose digital I/O 1(default),this pin is bidirectional digital I/O with an internal 48-
ALARMOUT			$K\Omega$ pullup resistor to the IOVDD pin, alternatively the pin can be set to operate as ALARMOUT
			which is an open drain global alarm output, this pin goes low(active) when an alarm event is
			detected. If unused this pin can be left floating.
GPIO2/	9	I/O	General purpose digital I/O 2(default), this pin is bidirectional digital I/O with an internal 48-
ADCTRIG			$K\Omega$ pullup resistor to the IOVDD pin, alternatively the pin can be set to operate as ADCTRIG
			which is an active-low external conversion trigger. The falling edge of this pin begins the
			sampling and conversion of the ADC, if unused this pin can be left floating
GPIO3/	10	I/O	General purpose digital I/O 3(default), this pin is bidirectional digital I/O with an internal 48-
DAV			$K\Omega$ pullup resistor to the IOVDD pin, alternatively the pin can be set to operate as DAV pin
			goes low (active) when the conversion ends, in the auto mode, a 1-uS pulse (active low)
			appears on this pin when a conversion cycle finishes, the DAV pin remains high when
			deactivated. If unused this pin can be left floating.
GIPO4	11		
GPIO5	12	1/2	General purpose digital i/O. These pins are bidirectional digital i/Os with an internal $48-K\Omega$ ,
GPIO6	13	1/0	pullup resistor to the וטעט pin. if unused these pins can be left floating
GPIO7	14		
IOVDD	1		I/O supply voltage (1.8 V to 5.5 V). This pin sets the I/O operating voltage and threshold levels
			The voltage on this pin must not be greater than the value of the DVDD pin



LV_ADC16	39		General purpose analog inputs. These channels are used for general monitoring. The input
LV_ADC17	38		range of these pins is 0 to 2 × Vref.
LV_ADC18	37	1	
LV_ADC19	36	]	
LV_ADC20	35	]	
REF_CMP	49	0	Internal-reference compensation-capacitor connection. Connect a 4.7-µF capacitor between
			this pin and the AGND2 pin.
RESET	2	I	Active-low reset input.
SCLK	5	I	Serial interface clock.
SDI	4	I	Serial-interface data input. Data is clocked into the input shift register on each rising edge
			other SCLK pin.
SDO	3	0	Serial-interface data output. The SDO pin is in high impedance when the CS pin is high. Data
			is clocked out of the input shift register on each falling edge of the SCLK pin.
Thermal Pad		I	The thermal pad is located on the bottom-side of the device package. The thermal pad should
			be tied to the same potential as the AVEE pin or left disconnected.

# 6 Specifications

# 6.1 Absolute Maximum Ratings

Items	Description	Value	Unit	
	AV <sub>DD</sub> to GND	-0.3 to 6		
Supply voltage	DV <sub>DD</sub> to GND	-0.3 to 6		
	IOV <sub>DD</sub> to GND	-0.3 to 6		
	AV <sub>CC</sub> to GND	-0.3 to 18		
	AV <sub>EE</sub> to GND	-13 to 0.3	V	
	$AV_{SSB}, \!AV_{SSC}, \!AV_{SSD}$ to $AV_{EE}$	-0.3 to 13		
	$AV_{CC}$ to $AV_{SSB},AV_{SSC},orAV_{SSD}$	-0.3 to 26		
	AV <sub>CC</sub> to AV <sub>EE</sub>	-0.3 to 26		
	DGND to AGND	-0.3 to 0.3		
	ADC_(0-15)analog voltage to GND	AV <sub>EE</sub> -0.3 to 13		
	LV_ADC(16-20) analog input voltage to GND	-0.3 to AV <sub>DD</sub> +0.3		
	DAC_A[0-3] outputs to GND	$AV_{EE}$ -0.3 to $AV_{CC}$ +0.3		
	DAC_B[4-7] outputs to GND	AVSSB-0.3 to AVCC+0.3		
	DAC_C[8-11] outputs to GND	AVSSC-0.3 to AVCC+0.3		
Pin Voltage	DAC_D[12-15] outputs to GND	AVSSD-0.3 to AVCC+0.3	V	
	REF_CMP to GND	-0.3 to AVDD+0.3		
	CS, SCLK, SDI and RESET to GND	-0.3 to IOVDD+0.3	]	
	SDO to GND	-0.3 to IOVDD+0.3	1	
	GPIO[0-7] to GND	-0.3 to IOVDD+0.3		
	ADC_[0:15] analog input current	-10 to 10		



Pin current	LV_ADC[16:20] analog input current	-10 to 10	mA
	GPIO[0:7] sinking current	5	
Operating		-40 to 125	Ο <sup>0</sup>
temperature			
Junction		-40 to 150	0C
temperature(TJmax)			
Storage		-40 to 150	0C
temperature(Tstg)			

\* Note: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

(1) The input and output voltage ratings may be exceeded if the input and output diode current ratings are observed.

## 6.2 ESD, Electrostatic Discharge Protection

Symbol	Parameter	Condition	Minimum Level	Unit
HBM	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001	±2500	V
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002	±1000	V

## 6.3 RECOMMENDED OPERATING CONDITIONS

Items	Parameter	Minimum	Normal	Maximum	Unit
	AV <sub>DD</sub>	4.5	5	5.5	
	DVDD <sup>(1)</sup>	4.5	5	5.5	
	IOVDD <sup>(2)</sup>	1.8	3.3	5.5	
Power supply	AVCC	4.5	12	12.5	V
	AVEE	-12.5	-12	0	
	AVSSB, AVSSC,			0	
	AVSSD	AVEE		0	
Specified					٥C
operating		-40	25	105	
temperature					
Operating		-40	25	125	0 <sup>0</sup> C
temperature					

\*(1): The value of the DVDD pin must be equal to that of the AVDD pin.

\*(2): The value of the  $IOV_{DD}$  pin must be less than or equal to that of the  $DV_{DD}$  pin.

## 6.4 Thermal information

Symbol	Parameter	PAP (HTQFP) 64Pins	Unit
RθJA	Junction-to-ambient thermal resistance	26.2	°C/M
RθJC(top)	Junction-to-case (top) thermal resistance	7.2	0/10





RθJB	Junction-to-board thermal resistance	9.1
ΨJT	Junction-to-top characterization parameter	0.2
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	9
RθJC(bot)	Junction-to-case (bottom) thermal resistance	0.2



## 6.5 Electrical Characteristics-DAC specification

The electrical ratings specified in this section apply to all specifications in this document, unless otherwise noted. These Specifications are interpreted as conditions that do not degrade the device parametric or functional specifications for the life of The product containing it.  $AV_{DD} = DV_{DD} = 4.5$  to 5.5 V,  $AV_{CC} = 12$  V,  $IOV_{DD} = 1.8$  to 5.5 V, AGND = DGND = 0 V,  $AV_{EE} = AV_{SSB} = AV_{SSC} = AV_{SSD} = -12$  V (for DAC groups in negative range) or 0 V (for DAC groups in positive ranges), DAC output Range = 0 to 10 V for all groups, no load on the DACs, TA =  $-40^{\circ}$ C to  $105^{\circ}$ C.

PARAMETER	TEST CONDITIONS	MIN	TYP	МАХ	UNIT
Resolution		12			bits
	Measured by line passing through codes 020h and		±0.3	±2	
INL	FFFh. 0 to 10 V and –10 to 0 V ranges				LSB
(Relative accuracy)	Measured by line passing through codes 040h and		±0.5	±2	
	FFFh. 0 to 5 V and –5 to 0 V ranges				
DNL	Specified monotonic. Measured by line passing through		±0.03	±1	
(Differential nonlinearity)	codes 020h and FFFh. 0 to 10 V and -10 to 0V range				LSB
	Specified monotonic. Measured by line passing through		±0.06	±1	
	codes 020h and FFFh. 0 to 5 V and –5 to 0V range				
TUE	TA = 25°C, 0 to 10 V range		±2.5	±30	
(Total unadjusted error(1))	TA = 25°C, -10 to 0 V range		±2.5	±30	
	TA = 25°C, 0 to 5 V range		±1.5	±15	mV
	TA = 25°C, –5 to 0 V range		±1.5	±15	
	TA = $25^{\circ}$ C, Measured by line passing through codes 020h		±0.25	±5	
	and FFFh. 0 to 10 V range				
Offset error	TA = 25°C, Measured by line passing through codes 040h		±0.25	±5	mV
	and FFFh. 0 to 5 V range				
Zero-code error*	TA = 25°C, Code 000h, -10 to 0 V range		±1	±25	
	TA = 25°C, Code 000h, -5 to 0 V range		±1	±25	mV
	TA = $25^{\circ}$ C, Measured by line passing through codes 020h		±0.01	±0.2	
	and FFFh, 0 to 10 V range				
	TA = 25°C, Measured by line passing through codes 020h		±0.01	±0.2	
	and FFFh, -10V to 0 V range				%FSR
Gain error*	TA = $25^{\circ}$ C, Measured by line passing through codes 040h		±0.01	±0.2	
	and FFFh, 0 to 5V range				
	TA = $25^{\circ}$ C, Measured by line passing through codes 040h		±0.01	±0.2	
	and FFFh, -5 to 0V range				
Offset	0 to 10 V range		±2		
temperature coefficient	0 to 5 V range		±2		ppm/°C
Zero-code	-10 to 0 V range		±2		
temperature coefficient	–5 to 0 V range		±2		ppm/°C
Gain	0 to 10 V range		±2		
temperature coefficient(1)	-10 to 0 V range		±2		1
	0 to 5 V range		±2		ppm/°C
	–5 to 0 V range		±2		1
	, , , , , , , , , , , , , , , , , , ,				



\*: the internal reference contribution is not included

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
DAC OUTPUT CHARACTE	RISTICS		•		
	Set at power-up or reset through auto-range detection. The	-10		0	
	output range can be modified after				
	power-up or reset through the DAC range registers				
	(Address 0x1E through 0x1F). DAC-RANGE = 100b				
	The output range can be modified after power-up or reset	-5		0	
	through the DAC range registers (address 0x1E				
	Through 0x1F). DAC-RANGE = 101b				
Full-scale output voltage	Set at power-up or reset through auto-range detection. The	0		5	V
range	output range can be modified after				
	power-up or reset through the DAC range registers				
	(Address 0x1E through 0x1F). DAC-RANGE = 111b				
	The output range can be modified after power-up or reset	0		10	
	through the DAC range registers (address 0x1E				
	through 0x1F). DAC-RANGE = 110b				
	Transition: Code 400h to C00h to within $\frac{1}{2}$ LSB, RL =2 kΩ,		10		
Output voltage settling	CL = 200 pF. 0 to 10 V and –10 to 0 V ranges				μs
time	Transition: Code 400h to C00h to within $\frac{1}{2}$ LSB, RL =2 kΩ,		10		
	CL = 200 pF. 0 to 5 V and –5 to 0 V ranges				
	TA = 25°C, 1 kHz, code 800h, includes internal reference		1.2		µV/√Hz
Output noise	noise				
	TA = 25°C, integrated noise from 0.1 Hz to 10 Hz code 800h,		64		μVrms
	includes internal reference noise				
	Transition: Code 400h to C00h, 10% to 90%, RL = $2k\Omega$ , CL =		1.25		
Slew rate	200 pF. 0 to 10 V and –10 to 0 V ranges				V/µs
	Transition: Code 400h to C00h, 10% to 90%, RL = $2k\Omega$ , CL =		1.25		1
	200 pF. 0 to 5 V and –5 to 0 V ranges				
Glitch energy	Transition: Code 7FFh to 800h; 800h to 7FFh		1		nV-s
Power-on overshoot	AVEE = AVSSB = AVSSC = AVSSD = AGND, AVCC = 0t o		10		mV
	12 V, 2-ms ramp				
DC output impedance	Code set to 800h, ±15mA		1		Ω
Maximum capacitive load	RL = ∞	0		10	nF
	Source or sink with 1-V headroom from the DAC group AVCC	±15			
	or AVSS voltage, voltage drop < 25 mV				
Load current	Source or sink with 300-mV headroom from the DAC group	±10			mA
	AVCC or AVSS voltage, voltage drop < 25 mV				
Short circuit current	Full-scale current shorted to the DAC group AVSS or AVCC		±45		mA
	voltage				
CLAMP OUTPUTS	-	l	1	1	1
	DAC output range: 0 to 10 V, AVSS = AGND		0		
	DAC output range: 0 to 5 V AVSS = AGND		0		1
Clamp output voltage					v
	DAG output range: $-10$ to $0$ V, AVSS = $-12$ V		AV55 + 2		



	DAC output range: $-5$ to 0 V, AVSS = $-6$ V	AVSS + 1	
Clamp output impedance		8	kΩ

## 6.6 Electrical Characteristics-ADC&TEMP sensor specification

The electrical ratings specified in this section apply to all specifications in this document, unless otherwise noted. These Specifications are interpreted as conditions that do not degrade the device parametric or functional specifications for the life of The product containing it.  $AV_{DD} = DV_{DD} = 4.5$  to 5.5 V,  $AV_{CC} = 12$  V,  $IOV_{DD} = 1.8$  to 5.5 V, AGND = DGND = 0 V,  $AV_{EE} = AV_{SSB} = AV_{SSD} = -12$  V (for DAC groups in negative range) or 0 V (for DAC groups in positive ranges), DAC output Range = 0 to 10 V for all groups, no load on the DACs, TA =  $-40^{\circ}$ C to  $105^{\circ}$ C

PARAMETER	PARAMETER TEST CONDITIONS		TYP	MAX	UNIT
Resolution		12			bits
INL	Unipolar input channels		±0.5	±2	LSB
	Bipolar input channels		±0.5	±2	
DNL	Specified monotonic. All input channels	-1	±0.5	1.5	LSB
UNIPOLAR ANALOG INPU	TS: LV_ADC16 to LV_ADC20				
Absolute input voltage		AGND – 0.2		AVDD +	V
range				0.2	
Full scale input range	Vref measured at REF_CMP pin	0		2 × Vref	V
Update time	Single unipolar input, temperature sensor disabled		9.2		μs
Gain error*	Gain error*		±0.5	±10	LSB
Gain error match			±1		LSB
Offset error			±1	±5	LSB
Offset error match			±0.5		LSB
DC input leakage current	Unselected ADC input			±10	μA
Input capacitance			20		pF
BIPOLAR ANALOG INPUT	S: ADC_0 to ADC_15				
Absolute input voltage		-13		+13	V
range					
Full scale input range		-12.5		+12.5	V
Update time	Single bipolar input, temperature sensor disabled		28.4		μs
Gain error*			±0.5	±20	LSB
Offset error			±0.25	±15	LSB
Input resistance			170		kΩ
ADC UPDATE TIME					
ADC update time	All 21 ADC inputs enabled, temperature sensor disabled		500.4		μs
	All 21 ADC inputs enabled, temperature sensor enabled		528.8		μs
Internal oscillator			5		MHz
frequency					
INTERNAL REFERENCE (I	NTERNAL REFERENCE NOT ACCESSIBLE)				
Initial accuracy	TA = 25°C	2.4925	2.5	2.5075	
Reference temperature			20		ppm/°C
coefficient					



TEMPERATURE SENSOR					
Resolution	LSB size		0.25		°C
Accuracy	TA = $-40^{\circ}$ C to 125°C, AVDD = 5 V		±2.5		°C
Update time	All ADC input channels are disabled		32		ms
Operating range		-40		+125	°C

\*: the internal reference contribution is not included

## 6.7 Timing Requirements

AVDD = DVDD = 4.5 to 5.5 V, AVCC = 12 V, AVEE = -12 V, AGND = DGND = AVSSB = AVSSC = AVSSD = 0 V, DAC output range 0 to 10 V for all groups, no load on the DACs,  $TA = -40^{\circ}$ C to  $105^{\circ}$ C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
DIGITAL LOGIC					•
Reset delay; delay-to-		100		500	μs
normal operation from					
reset					
Reset pulse width		20			ns
Convert pulse width		20			ns
Clamp shutdown delay			100		μs
Power-down recovery				70	μs
time					
ADC WAIT state(5); the		2			μs
wait time from when the					
ADC enters the IDLE					
state, to when the ADC is					
ready for trigger					
SERIAL INTERFACE					
f(SCLK)	IOVDD = 1.8 to 2.7 V			15	MHz
SCLK frequency	IOVDD = 2.7 to 5.5 V			20	
tp	IOVDD = 1.8 to 2.7 V	66.7			Ns
SCLK period	IOVDD = 2.7 to 5.5 V	50			
tPL	IOVDD = 1.8 to 2.7 V	30			Ns
SCLK pulse width low	IOVDD = 2.7 to 5.5 V	23			
tPH	IOVDD = 1.8 to 2.7 V	30			Ns
SCLK pulse width high	IOVDD = 2.7 to 5.5 V	23			
th	IOVDD = 1.8 to 2.7 V	10			Ns
SDI hold	IOVDD = 2.7 to 5.5 V	10			
tsu	IOVDD = 1.8 to 2.7 V	10			Ns
SDI setup	IOVDD = 2.7 to 5.5 V	10			
th( <sub>CS)</sub>	IOVDD = 1.8 to 2.7 V	20			Ns
CS hold	IOVDD = 2.7 to 5.5 V	20			1
tsu( <sub>CS)</sub>	IOVDD = 1.8 to 2.7 V	5			Ns
CS setup	IOVDD = 2.7 to 5.5 V	5			]



t(ODZ)	IOVDD = 1.8 to 2.7 V	0	15	Ns
SDO driven to tri-state	IOVDD = 2.7 to 5.5 V	0	9	
t(OZD)	IOVDD = 1.8 to 2.7 V	0	23	Ns
SDO tri-state to driven	IOVDD = 2.7 to 5.5 V	0	15	
t(OD)	IOVDD = 1.8 to 2.7 V	0	23	Ns
SDO output delay	IOVDD = 2.7 to 5.5 V	0	15	
t(IAG)	IOVDD = 1.8 to 2.7 V	17		ns
Inter-access gap	IOVDD = 2.7 to 5.5 V	17		



Figure 1. Serial Inerface Write Timing Diagram



Figure 2. Serial Inerface Read Timing Diagram

## 6.8 Electrical Characteristics — General Specifications

The electrical ratings specified in this section apply to all specifications in this document, unless otherwise noted. These Specifications are interpreted as conditions that do not degrade the device parametric or functional specifications for the life of The product containing it.  $AV_{DD} = DV_{DD} = 4.5$  to 5.5 V,  $AV_{CC} = 12 \text{ V}$ ,  $IOV_{VDD} = 1.8$  to 5.5 V, AGND = DGND = 0 V,  $AV_{EE} = AV_{SSB} = AV_{SSC} = AV_{SSD} = -12 \text{ V}$  (for DAC groups in negative range) or 0 V (for DAC groups in positive ranges), DAC output Range = 0 to 10 V for all groups, no load on the DACs, TA =  $-40^{\circ}$ C to  $105^{\circ}$ C



PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
POWER REQUIREMENTS					
IAVDD AVDD supply current			12.8	16.2	
IAVCC AVCC supply current			4	8	
IAVSS AVSS supply current	No DAC load, all DACs at 800h code and ADC at the fastest	-7.4	-6.7		mA
IAVEE AVEE supply current	auto conversion rate	-2.5	-2.3		
IDVDD DVDD supply current			0.2	1	
IOVDD IOVDD supply current			1.5	15	μA
Power consumption			287		mW
IAVDD AVDD supply current			2.9	3.7	mA
IAVCC AVCC supply current			1.2	1.5	
IAVSS AVSS supply current		-4.3	-3.6		
IAVEE AVEE supply current	Power down mode	-2	-1.2		
IDVDD DVDD supply current			0.1	1	
IOVDD IOVDD supply current			1	5	uA
Power consumption			87		mW
AVss DETECTOR					
AVSS threshold detector		-3.5		-1.5	V
(AVSSTH)					
DIGITAL LOGIC: ALL EXCER	PT GPIO				
High-level input voltage	IOV <sub>DD</sub> = 1.8 to 5.5 V	0.7 × IOVdd			V
Low-level input voltage	IOV <sub>DD</sub> = 1.8 V			0.45	V
	IOV <sub>DD</sub> = 2.7 to 5.5 V			0.3 × IOVDD	V
High-level output voltage	IOV <sub>DD</sub> = 2.7 to 5.5 V	IOVDD - 0.4			V
Low-level output voltage	$I_{(LOAD)} = -1 \text{ mA}$			0.4	V
High impedance leakage				±5	μA
High impedance output			10		pF
capacitance					
DIGITAL LOGIC: GPIO					
High-level input voltage	IOV <sub>DD</sub> = 1.8 to 5.5 V	0.7 × IOVdd			V
Low-level input voltage	IOV <sub>DD</sub> = 1.8 V			0.45	V
	IOV <sub>DD</sub> = 2.7 to 5.5 V			0.3 × IOVDD	
Low-level output voltage	$IOV_{DD} = 1.8 V, I_{(LOAD)} = -1 mA$			0.4	V
	$IOV_{DD} = 5.5 \text{ V}, I_{(LOAD)} = -2 \text{ mA}$			0.4	
Input impedance	To IOVDD		48		kΩ



# 6.9 Typical Characteristics

At TA = 25°C (unless otherwise noted)









## 7 Detail description

## 7.1 Overview

The TPA7836B device is a highly-integrated analog-monitoring and control solution capable of voltage and temperature supervision. The TPA7836B device includes the following features:

- Sixteen 12-bit digital-to-analog converters (DACs) with adjustable output ranges
  - Output ranges: –10 to 0 V, –5 to 0 V, 0 to 5 V, and 0 to 10 V
  - Auto-range detector on device power-up and reset events
  - The DACs power-on and clamp voltages can be pin-selected between AGND and a negative voltage
  - The DACs can be configured to clamp automatically upon detection of an alarm event
- A multi-channel, 12-bit analog-to-digital converter (ADC) for voltage and temperature sensing
  - Sixteen bipolar inputs: -12.5 to 12.5 V input range
  - Five precision inputs with programmable threshold detectors: 0 to 5 V input range
  - Internal temperature sensor
- Internal 2.5 V precision reference
- Eight general purpose I/O (GPIO) ports
- Communication with the device occurs through a 4-wire SPI-compatible interface supporting 1.8 to 5.5 V Operation

The TPA7836B device is characterized for operation over the temperature range of -40°C to 125°C which makes the device suitable for harsh-condition applications. The device is available in a 10-mm × 10-mm 64-pin HTQFP PowerPAD IC package.

The very high-integration of the TPA7836B device makes it an ideal all-in-one, low-cost, bias-control circuit for the power amplifiers (PAs) found in multi-channel RF-communication systems. The flexible DAC output ranges allow the device to be used as a biasing solution for a large variety of transistor technologies such as LDMOS, GaAs, and GaN. The TPA836 feature set is similarly beneficial in general-purpose monitor and control systems



# 7.2 Functional block diagram



# 7.3 Feature description

## 7.3.1 Digital-to-Analog Converters (DACs)

The TPA7836B device features an analog-control system centered on sixteen 12-bits DACs that operate from the Internal reference of the device. Each DAC core consists of a string DAC and output-voltage buffer. The resistor-string structure consists of a series of resistors, each with a value of R. The code loaded to the DAC Determines at which node on the string the voltage is tapped off to be fed into the output amplifier. The voltage is Tapped off by closing one of the switches connecting the string to the amplifier, this architecture has inherent monotonicity, voltage output, and low glitch. This architecture is also linear because all the resistors are of equal value.

The 16 DACs are split into four groups, each with four DACs. All of the DACs in a given group share the same





output range and clamp voltage value, however, these settings can be set independently for each DAC group. After power-on or a reset event the following actions take place: the DAC outputs are directed automatically to the corresponding clamp value; the DAC groups output ranges are set by the auto-range detector and; all DAC data registers and data latches are set to the default values



DAC Resistor String

## DAC Output Range and Clamp Configuration

The 16 DACs are split into four groups, each with four DACs. All of the DACs in a given group share the same output range and clamp voltage value, however, these settings can be set independently for each DAC group. After power-on or a reset event the following actions take place: the DAC outputs are directed automatically to the corresponding clamp value; the DAC groups output ranges are set by the auto-range detector and; all DAC data registers and data latches are set to the default values. Figure 49 shows a high level block diagram of each DAC in the TPA7836B device.





#### **DAC Block Diagram**

## Auto-Range Detection

After power-on or a reset event the output range for each DAC group is set automatically by the voltage present in the corresponding AVss pin (AVEE, AVSSB, AVSSC or AVSSD). When the AVss voltage of a DAC group is lower than the threshold value, AVSSTH, the output for that DAC group is automatically configured to the –10 to 0 V range. Conversely, if the DAC group AVss voltage is higher than AVSSTH, the DAC-group output is automatically set to the 0 to 5 V range. The auto-range detector results for each DAC group are stored in the general status register (address 0x72).

In addition to a power-on or reset event, the auto-range detector is also enabled by a register write to the DAC power down registers (address 0xB2 through 0xB3) or the device configuration register (address 0x02). Although the initial output-range setting is determined by the auto-range detector, the output range for each DAC-group can be afterwards configured to any of the available output ranges (-10 to 0 V, -5 to 0 V, 0 to 5 V, or 0 to 10 V) through the DAC range registers (address 0x1E through 0x1F).

### NOTE

The power-on-reset and clamp-voltage value of each DAC group is set by the corresponding AVss pin and is independent of the DAC output range. In some applications, matching the clamp-voltage setting to the operating voltage range is imperative. For those applications, the recommended connections for the AVss pin are: AGND for the positive output ranges, in which case the clamp voltage is 0 V; a negative supply voltage with a lower value than the minimum DAC output voltage (-5 V or -10 V) for the selected negative output range, in which case the unloaded clamp voltage is determined by the value of the negative supply voltage (see Figure 50). Although not a recommended operating condition, the device allows a DAC group to operate in a positive output range even if its clamp voltage is negative (AVss connected to a negative supply voltage).





### DAC Clamp Output vs AVss

Aside from setting the clamp voltage and default output range for the DAC group A, the AVEE pin is also the lowest potential in the device. As a consequence the AVEE voltage is dependent on the other AVSS pin connections. The AVEE pin can only be connected to the analog ground if all the other AVSS pins are also connected to the analog ground. If any of the AVSS pins is connected to a negative voltage, the AVEE pin must also be connected to that voltage (see Table 1).

The full-scale output range for each DAC group is limited by the corresponding AVcc and AVss values. The maximum and minimum outputs cannot exceed the AVcc voltage or be lower than the AVss voltage, respectively.

		AUTO-RANGE	AVEE =	AGND	AVEE	= Vneg
DAC GROUP	DAC	AND CLAMP	OUTPUT	CLAMP	OUTPUT	CLAMP
		VOLTAGE	RANGE	VOLTAGE	RANGE	VOLTAGE
		SELECTION		CONNECTION		CONNECTION
		(AVss)				
	DAC_A0					
А	DAC_A1	AVEE	0 to 5 V or	AGND	-5 to 0 V or	Vneg
	DAC_A2		0 to 10 V		–10 to 0 V	
	DAC_A3					
	DAC_B4				-5 to 0 V or -10	$V_{NEG} \le AV_{SSB} \le -$
В	DAC_B5	AVssb	0 to 5 V or	AGND	to 0 V	5 V
	DAC_B6		0 to 10 V		0 to 5 V or 0 to 10	AGND
	DAC_B7				V	
	DAC_C8				-5 to 0 V or -10	$V_{NEG} \le AV_{SSC} \le -$
С	DAC_C9	AVssc	0 to 5 V or	AGND	to 0 V	5 V
	DAC_C10		0 to 10 V		0 to 5 V or 0 to 10	AGND
	DAC_C11				V	
	DAC_D12		0 to 5 V or 0 to 10	AGND	-5 to 0 V or -10	$V_{NEG} \le AV_{SSD} \le -$
D	DAC_D13	AVssd	V		to 0 V	5 V
	DAC_D14				0 to 5 V or 0 to 10	AGND
	DAC_D15				V	



### **Recommended DAC Group Configuration**

#### DAC Register Structure

The input data of the DACs is written to the individual DAC data registers (address 0x50 through 0x6F) in straight binary format for all output ranges (see below Table ).

		DAC OUTPUT VOLTAGE (V)				
DIGITAL CODE	0 to 5 V RANGE	0 to 10 V RANGE	–5 to 0 V RANGE	–10 to 0 V RANGE		
0000 0000 0000	0	0	-5	-10		
0000 0000 0001	0.00122	0.00244	-4.99878	-9.99756		
1000 0000 0000	2.5	5	-2.5	-5		
1111 1111 1110	4.99756	9.99512	-0.00244	-0.00488		
1111 1111 1111	4.99878	9.99756	-0.00122	-0.00244		

#### **DAC Data Format**

Data written to the DAC data registers is initially stored in the DAC buffer registers. The transfer of data from the DAC buffer registers to the active registers is initiated by an update command in the register update register (address 0x0F). When the active registers are updated, the DAC outputs change to the new values. The host has the option to read from either the buffer registers or the active registers when accessing the DAC data registers. The DAC read back option is configured by the READBACK bit in the interface configuration 1 register (address 0x01).

### DAC Clear Operation

Each DAC can be set to a CLEAR state using either hardware or software. When a DAC goes to CLEAR state, it is loaded with a zero-code input and the output voltage is set according to the operating output range. The DAC buffer or active registers do not change when the DACs enter the CLEAR state which makes it possible to return to the same voltage output before the clear event was issued. Even though the contents of the active register do not change while a DAC is in CLEAR state, a data-register read operation from the active registers while in this state returns zero-code. This functionality enables the ability to determine the DAC output voltage regardless of the operating state (CLEAR or NORMAL).

#### NOTE

The DAC buffer and active registers can be updated while the DACs are in CLEAR state allowing the DACs to output new values upon return to normal operation. When the DACs exit the CLEAR state, the DACs are immediately loaded with the data in the DAC active registers and the output is set back to the corresponding level to restore operation.

The DAC clear registers (address 0xB0 through 0xB1) enable independent control of each DAC CLEAR state through software. The DACs can also be forced to enter a CLEAR state through hardware using the ALARMIN pin. See the *Programmable Out-of-Range Alarms* section for a detailed description of this method.

The ALARMIN-controlled clear mechanism is just a special case of the device capability to force the DACs into the CLEAR state as a response to an alarm event. To enable this function, the alarm events must first be enabled as DAC-clear alarm sources in the DAC clear source registers (address 0x1A through 0x1B). The DAC outputs to be cleared by the selected alarm events must also be specified in the DAC clear enable registers (address 0x18 through 0x19).

An alarm event sets the corresponding alarm bit in the alarm status registers. In addition all the DACs set to clear in response to the alarm event in the DAC clear enable registers enter a CLEAR state. Once the alarm bit



is cleared, as long as no other CLEAR-state controlling alarm events have been triggered, the DACs are reloaded with the contents of the DAC active registers and the outputs update accordingly.

## Analog-to-Digital Converter (ADC)

The TP7836 features a monitoring system centered on a 12-bit SAR (successive approximation register) ADC fronted by a 22-channel multiplexer and an on-chip track-and-hold circuit. The monitoring systems is capable of sensing up to 16 external bipolar inputs (–12.5 to 12.5 V range), five external unipolar inputs (0 to 5 V range), and an internal analog temperature sensor.

The ADC operates from an internal 2.5 V reference (V<sub>ref</sub>, measured at the REF\_CMP pin) and the input range is 0 V to  $2 \times V_{ref}$ . The external bipolar inputs to the ADC are internally mapped to this range. The ADC timing signals are derived from an on-chip temperature-compensated oscillator. The conversion results can be accessed through the device serial interface

## Analog Inputs

The TPA7836B has 21 analog inputs for external voltage sensing. Sixteen of these inputs (ADC\_0 through ADC\_15) are bipolar and the other five (LV\_ADC16 through LV\_ADC20) are unipolar. Figure 51 shows the equivalent circuit for the external analog-input pins. All switches are open while the ADC is in the IDLE state.





To achieve the specified performance, especially at higher input frequencies, driving each analog input pin with a low impedance source is recommended. An external amplifier can also be used to drive the input pins.

## **Bipolar Analog Inputs**

The TPA7836B can support up to 16 bipolar analog inputs. The analog input range for these channels is -12.5 to 12.5 V. The bipolar signal is scaled internally through a resistor divider so that it maps to the native input range of the ADC (0 V to 2 × V<sub>ref</sub>). The input resistance of the scaling network is 170 kΩ.

The bipolar analog input conversion values are stored in straight binary format in the ADC data registers (address 0x20 through 0x49). The LSB (least-significant bit) size for these channels is  $25 \times V_{ref}$  / 4096. With the internal reference equal to 2.5 V, the input voltage is calculated by **Voltage=5\*(CODE\*5/4096-2.5)** A typical application for the bipolar channels is monitoring of the 16 DAC outputs in the device. In this application the bipolar inputs can be driven directly. However, in applications where the signal source has high impedance,

buffering the analog input is recommended. When driven from a low impedance source such as the TPA7836B



DAC outputs, the network is designed to settle before the start of conversion. Additional impedance can affect the settling and divider accuracy of this network

#### **Unipolar Analog Inputs**

In addition to the bipolar input channels, the TPA7836B device includes five unipolar analog inputs. The analog input range for these channels is 0 V to 2 ×  $V_{ref}$  and the LSB size for these channels is 2 ×  $V_{ref}$  / 4096. The unipolar analog input conversion values are stored in straight binary format in the ADC-Data registers (address 0x40 through 0x49). With the internal reference equal to 2.5 V, the input voltage is calculated by **Voltage=** 

### (CODE\*5/4096)

In applications where the signal source has high impedance, externally buffering the unipolar analog input is Recommended

### ADC Sequencing

The TPA7836B ADC conversion sequence is shown in Figure 52. The ADC supports direct mode and auto mode conversion. The conversion method is selected in the ADC configuration register (address 0x10). The default conversion method is direct mode.

In both methods, the single channel or sequence of channels to be converted by the ADC must be first configured in the ADC MUX configuration registers (address 0x13 through 0x15). The input channels to the ADC include 16 external bipolar inputs, five external unipolar inputs, and the internal temperature sensor. In direct-mode conversion, the selected ADC input channels are converted on demand by issuing an ADC trigger signal. After the last enabled channel is converted, the ADC enters IDLE state and waits for a new trigger. In auto-mode conversion, the selected ADC input channels are converted continuously. The conversion cycle is initiated by issuing an ADC trigger. Upon completion of the first conversion sequence another sequence is automatically started. Conversion of the selected channels occurs repeatedly until the auto-mode conversion is stopped by issuing a second trigger signal.





### **ADC Conversion Sequence**

Regardless of the selected conversion method, the following ADC registers should only be updated while the ADC is in IDLE state

- ADC configuration register (address 0x10)
- False alarm configuration register (address 0x11)
- ADC MUX configuration registers (address 0x13 through 0x15)
- Threshold registers (0x80 through 0x97)
- Hysteresis register (0xA0 through 0xA5)

## NOTE

After updating any of the ADC registers listed above, a minimum 2 µs wait time should be implemented before issuing an ADC trigger.

### ADC Synchronization

A trigger signal must occur for the ADC to enter and exit the IDLE state. The ADC trigger can be generated either through software (ICONV bit in the ADC trigger register, 0xC0) or hardware (GPIO2/ADCTRIG, pin 9). To use the GPIO2/ADCTRIG pin as an ADC trigger, the pin must be configured accordingly in the GPIO configuration register (address 0x12). When the pin is configured as a trigger, a falling edge on it begins the sampling and conversion of the ADC.



#### Analog monitor control solution

In auto mode the ADC and temperature data registers (0x20 through 0x4B) are accessed by first issuing an ADC UPDATE command in the register update register (address 0x0F). The ADC UPDATE command ensures the latest available data for each input channel can be accessed without the need for complex synchronization schemes between the TPA7836B device and the host controller. A single ADC UPDATE command updates all ADC and temperature data registers. Therefore issuing multiple UPDATE commands is not necessary when reading more than one ADC data register.

### NOTE

The ADC UPDATE command and accessing of the ADC and Temperature data registers does not interfere with the conversion process which ensures continuous ADC operation.

In direct mode the ADC and temperature data registers (0x20 through 0x4B) should only be accessed while the ADC is in the IDLE state (see Figure 53). Although the total update time can be easily calculated, the device provides a data-available indicator signal to track the ADC status. Failure to satisfy the synchronization requirements could lead to erroneous data reads.

The data-available indicator signal is output through the GPIO3/ $\overline{DAV}$  pin and as a data-available flag that is accessible through the serial interface (DAVF bit in the general status register, 0x72). The GPIO3/ $\overline{DAV}$  pin must be configured in the GPIO configuration register (address 0x12) as an interrupt. After a direct-mode conversion is complete and the ADC returns to the IDLE state, the DAVF bit is immediately set to 1 and the  $\overline{DAV}$  pin is active (low) which indicates that new data is available. The pin and flag are cleared automatically when a new conversion begins or one of the ADC data or temperature data registers is accessed



a) Direct Mode, Software Trigger

## Programmable Out-of-Range Alarms

The TPA7836B device is capable of continuously analyzing the five external unipolar inputs and internal temperature sensor conversion results for normal operation.

Normal operation is established through the lower and upper threshold registers (address 0x80 through 0x97). When any of the monitored inputs is out of the specified range, an alarm event is issued and the global alarm bit,



GALR in the general status register (0x72), is set (see Figure 54). Use the alarm status registers (0x70 through 0x71) to determine the source of the alarm event.



The ALARM-LATCH-DIS bit in the ALARMOUT source 1 register (address 0x1D) sets the latching behavior for all alarms (except for the ALARMIN alarm which is always unlatched). When the ALARM-LATCH-DIS bit is cleared to 0 the alarm bits in the alarm status registers are latched. The alarm bits are referred to as being latched because they remain set until read by software. This design ensures that out-of-limit events cannot be missed if the software is polling the device periodically. All bits are cleared when reading the alarm status registers, and all bits are reasserted if the out-of limit condition still exists on the next monitoring cycle, unless otherwise noted. When the ALARM-LATCH-DIS bit is set to 1, the alarm bits are not latched. The alarm bits in the alarm status registers are set to 0 when the error condition subsides, regardless of whether the bit is read or not.

All of the alarms can be set to activate the ALARMOUT pin. To enable this functionality, the GPIO1/ALARMOUT pin must be configured accordingly in the GPIO configuration register (address 0x12). The ALARMOUT pin works as an interrupt to the host so that it can query the alarm status registers to determine the alarm source.



Any alarm event can activate the pin as long as the alarm is not masked in the ALARMOUT source registers (address 0x1C through 0x1D). When an alarm event is masked, the occurrence of the event sets the corresponding status bit in the alarm status registers, but does not activate the ALARMOUT pin.

### **Bipolar Inputs Out-of-Range Alarms**

The TPA7836B device provides out-of-range detection for the five external unipolar ADC inputs (LV\_ADC16 through LV\_ADC20, pins 35 through 39). Figure 55 shows the out-of-range detection block. When the measurement is out-of-range, the corresponding alarm bit in the alarm status 0 register (address 0x70) is set to 1 to flag the out-of-range condition. The values in the ADC upper and lower Threshold registers (address 0x80 through 0x93) define the upper and lower bound thresholds for all five inputs



### **Unipolar Inputs Out-of-Range Alarms**

The TPA7836B includes high-limit and low-limit detection for the internal temperature sensor. Figure 56 shows the temperature detection block. The values in the LT upper and lower threshold registers (address 0x94 through 0x97) set the limits for the temperature sensor. The temperature sensor detector can issue either a high-alarm (LT-HIGH-ALR bit) or a low-alarm (LT-LOW-ALR bit) in the alarm status 1 register (address 0x71) depending on whether the high or low thresholds were exceeded. To implement single, upper-bound threshold detection for the temperature sensor, the host processor can set the upper-bound threshold to the desired value and the lowerbound threshold to the default value. For lower-bound threshold detection, the host processor can set the lowerbound threshold to the desired value and the upper-bound threshold to the desired value.

In addition to the programmable threshold alarms the temperature sensor detection circuit also includes a die thermal-alarm flag which continuously monitors the die temperature. When the die temperatures exceeds 150°C the die thermal alarm flag (THERM-ALR bit) in the alarm status 1 register (address 0x71) is set. The internal temperature sensor must be enabled for this alarm to be functional.



### **ALARMIN** Alarm



The TPA7836B device offers the option of using an external interrupt signal, such as the output of a comparator as an alarm event. The GPIO0/ALARMIN pin is used as the alarm input and must be configured accordingly in the GPIO configuration register (address 0x12). The pin is active low when configured as an alarm input. A typical application for ALARMIN pin is to use it as a hardware interrupt that is responsible for forcing one or more DACs to a CLEAR state. The DAC is loaded with a zero-code input and the output voltage is set according to the operating output range, however the DAC buffer or active registers do not change (see the Digital-to-Analog Converters (DACs) section for more details). To enable this functionality the ALARMIN pin must be enabled as a DAC clear-alarm source in the DAC clear source 1 register (address 0x1B). Additionally the DAC outputs to be cleared by the ALARMIN pin must be specified in the DAC clear enable registers (address 0x18 through 0x19).

In this application when the ALARMIN pin goes low, all the DACs that are set to clear in response to the ALARMIN Alarm in the DAC-clear enable registers enter a CLEAR state. When the ALARMIN pin goes back high the DACs are reloaded with the contents of the DAC active registers which allows the DAC outputs to return to the previous operating point without any additional commands.

#### Hysteresis

the alarm condition is cleared only when the conversion result returns either a value lower than the high threshold register setting or higher than the low threshold register setting by the number of codes specified in the hysteresis setting (see Figure 57). The ADC and LT hysteresis registers (address 0xA0 through 0xA4) store the hysteresis value for the external unipolar inputs and internal temperature sensor programmable alarms. The hysteresis is a programmable value between 0 LSB to 127 LSB for the unipolar inputs alarms and 0°C to 31°C for the internal temperature-sensor alarms. The die thermal alarm hysteresis is fixed at 8°C.



### False-Alarm Protection

To prevent false alarms, an alarm event is only registered when the monitored signal is out of range for an N number of consecutive conversions. If the monitored signal returns to the normal range before N consecutive conversions, an alarm event is not issued. The false alarm factor, N, for the unipolar input and local temperature sensor out-of-range alarms can be configured in the false alarm configuration register (address 0x11).

### Internal Temperature Sensor

The TPA7836B device has an on-chip temperature sensor that measures the device die temperature. The normal operating temperature range for the internal temperature sensor is limited by the operating temperature range of the device (-40°C to 125°C).



The temperature sensor results are converted by the device ADC at a lower speed than the analog input channels. The temperature can be monitored either continuously or as a single-time conversion depending on whether the ADC is configured in auto mode or direct mode (see the *Analog-to-Digital Converter (ADC)* section for more details). If the temperature sensor is not needed, it can be disabled in the ADC MUX configuration 2 register (address 0x15). When disabled, the temperature sensor output is not converted by the ADC. The temperature sensor provides 0.25°C resolution over the operating temperature range. The temperature value is stored in 12-bit two's complement format in the temperature data registers (address 0x78 through 0x79).

TEMPERATURE (°C)	DIGITAL CODE
-40	1111 0110 0000
-25	1111 1001 1100
-10	1111 1101 1000
-0.25	1111 1111 1111
0	0000 0000 0000
0.25	0000 0000 0001
10	0000 0010 1000
25	0000 0110 0100
50	0000 1100 1000
75	0001 0010 1100
100	0001 1001 0000
105	0001 1010 0100
125	0001 1111 0100

Use Equation 3 and Equation 4 to calculate the positive or negative temperature according to the polarity of the temperature data MSB (0 - positive, 1 - negative).

Positive Temperature (°C) =ADC_CODE/4	(3)
Negative Temperature ( <sup>0</sup> C) = (4096-ADC_CODE)/4	(4)

## Internal Reference

The TPA7836B device includes a high-performance internal reference for the on-chip ADC and 16 DACs (see Figure 58). The internal reference is a 2.5 V, bipolar transistor-based, precision bandgap reference. A compensation capacitor (4.7  $\mu$ F, typical) should be connected between the REF\_CMP pin and the AGND2 pin. The TPA7836B device includes a buffer to drive the ADC and should not be used to drive any external circuitry. The ADC reference buffer is powered down by default and should be enabled in the ADC configuration register (address 0x10) during device initialization.





### **General Purpose I/Os**

The TPA7836B device includes eight GPIO pins, each with an internal  $48 \cdot k\Omega$  pullup resistor to the IOV<sub>DD</sub> pin. The GPIO[0:3] pins have dual functionality and can be programmed as either bidirectional digital I/O pins or interrupt signals in the GPIO configuration register (address 0x12). The GPIO[4:7] pins are dedicated GPIOs. Table 4 lists the dual function of the GPIO[0:3] pins.

PIN	DEFAULT PIN NAME	ALTERNATIVE PIN NAME	ALTERNATIVE
			FUNCTIONALITY
7	GPIO0	ALARMIN	DAC clear control signal.
8	GPIO1	ALARMOUT	Global alarm output
9	GPIO2	ADCTRIG	External ADC conversion trigger
10	GPIO3	DAV	ADC data available indicator

Dual Functionality GPIO Pins

The GPIOs can receive an input or produce an output. When the GPIOn pin acts as an output, the status of the pin is determined by the corresponding GPIO bit in the GPIO register (address 0x7A).

To use a GPIOn pin as an input, the corresponding GPIO bit in the GPIO register must be set to 1. When a GPIOn pin acts as input, the digital value on the pin is acquired by reading the corresponding GPIO bit. After a power-on reset (POR) or any forced reset, all GPIO bits are set to 1, and the GPIOn pins have a 48-k $\Omega$  input impedance to the IOV<sub>DD</sub> pin (see Figure 59). The unused GPIO pins can be left floating.





### 7.4 Device Functional Modes

The sixteen DACs in the TPA7836B device are split into four groups, each with four DACs. The output range and clamp voltage for each DAC group is set independently which enables the device to operate in one of the following modes:

- All-positive DAC range mode
- All-negative DAC range mode
- Mixed DAC range mode

#### All-Positive DAC Range Mode

In the TPA7836B all-positive DAC range mode, each of the four DAC groups is set to a positive voltage output range (0 to 5 V or 0 to 10 V).

Because the maximum DAC output for each group cannot exceed the common AVcc voltage for the device  $(AVcc = AVcc_{AB} = AVcc_{CD})$ , a DAC group in the 0 to 10 V output range forces the AVcc voltage to a value greater or equal to 10 V even if the remaining DAC groups are set in the 0 to 5 V range. If all DAC groups are set in the 0 to 5 V range the AVcc voltage can be set to a value as low as 5 V.

The minimum DAC output for each group cannot be lower than the AVss voltage but because the minimum DAC output is 0 V in the all-positive DAC range mode, all of the AVss pins (AVEE, AVSSB, AVSSC, and AVSSD) as well as the device thermal pad can be tied to AGND thus simplifying the board design. Table 5 lists the typical configurations for this mode.

All-positive DAC	Range Mode	Typical	Configuration
------------------	------------	---------	---------------

PIN	NOTES	TYPICAL CONNECTION
AVdd		5 V
DVod	DVDD must be equal to AVDD.	5 V
IOVdd	IOVDD must be equal to or less than DVDD	1.8 V to 5 V
AVcc_ab, AVcc_cd	The AVcc_AB and AVcc_cD pins must be tied to	AVcc≥5V
	the same potential (AVcc), AVcc must be	AVcc≥ 10 V
	greater or equal than the maximum possible	
	output voltage for any of the sixteen DACs.	
AVEE		AGND
AVssb, AVssc, AVssd		AGND
Thermal Pad		AGND



After power-on or a reset event the output range for each DAC group is set automatically by the voltage present on the corresponding AVss pin. In the all-positive DAC range mode all AVss pins are connected to AGND and consequently all four DAC groups will initialize by default to the 0 to 5 V range. The output for any of the DAC groups can be modified to the 0 to 10 V range after initialization by setting the corresponding DAC range register (address 0x1E to 0x1F) to 110b.

In addition to setting the default output range, the AVss pins also set the clamp voltage for each DAC group. Because the clamp voltage is only dependent on the voltage in the AVss pin, changes to the DAC range registers do not affect the clamp setting. With the AVss pins connected to AGND, the clamp voltage for all sixteen DACs is 0 V.

### All-Negative DAC Range Mode

In the TPA7836B all-negative DAC range mode, each of the four DAC groups is set to a negative voltage output range (-5 to 0 V or -10 to 0 V).

Although the maximum DAC output does not exceed 0 V, the common AVcc voltage (AVcc = AVcc\_AB = AVcc\_CD) must still satisfy a minimum voltage of 4.5 V to comply with the device operating conditions. In this case a recommended approach is to tie the AVcc, AVbD, and DVbD supply pins to a common potential. The minimum DAC output for each group cannot be lower than the voltage on the corresponding AVss pins (AVEE, AVSSB, AVSSC, and AVSSD). The AVss pins are not required to be tied to the same potential and typically the negative voltage at each AVss pin is dictated by the desired operating DAC negative output range. One exception is the AVEE pin which must be the lowest potential in the device. The thermal pad should be either tied to the same potential as the AVEE pin or left disconnected. Table 6 lists the typical configurations for this mode

PIN	NOTES	TYPICAL CONNECTION
AVdd		5 V
DVdd	DVDD must be equal to AVDD	5 V
IOVdd	The AVcc_AB and AVcc_cD pins must be tied to	1.8 V to 5 V
	the same potential (AV 5 V cc)	
AVcc_ab, AVcc_cd	AVEE must be the lowest potential in the device	5 V
	AVEE must be less than or equal to the	
	minimum possible output voltage for DAC	
	group A.	
AVEE	AVssn must be less than or equal to the	AVEE≤−5 V
	minimum possible output voltage for DAC	AVEE ≤ −10 V
	group n (n = B, C, D).	
AVSSB, AVSSC, AVSSD		$AVEE \le AVSSn \le -5 V$
		$AVEE \le AVSSn \le -10 V$
Thermal Pad		AVEE or Floating

All-Negative DAC Range Mode Typical Configuration

After power-on or a reset event the output range for each DAC group is set automatically by the voltage present in the corresponding AVss pin. In the all-negative DAC range mode all AVss pins should be connected to a voltage lower than AVssTH. If this condition is satisfied, all four DAC groups will initialize by default to the –10- to 0-V range. Because the negative clamp voltage is only dependent on the voltage in the AVss pin, the default –10- to 0-V output range presents no risk even when the AVss voltage is greater than –10 V. In this case the DAC group output should be modified to the –5 to 0 V range after initialization by setting the corresponding DAC range register (address 0x1E to 0x1F) to 101b.



#### Mixed DAC Range Mode

In the TPA7836B mixed DAC range mode, a combination of DAC groups is set to a negative voltage output range (-5 to 0 V or -10 to 0 V) and a positive voltage output range (0 to 5 V or 0 to 10 V).

Because the maximum DAC output for each group cannot exceed the common AVcc voltage for the device  $(AVcc = AVcc_{AB} = AVcc_{CD})$ , a DAC group in the 0 to 10 V output range forces the AVcc voltage to a value greater or equal to 10 V. If all positive DAC groups are in the 0 to 5 V range the AVcc voltage can be set to a value as low as 5 V.

The minimum DAC output for each group cannot be lower than the voltage on the corresponding AVss pins (AVEE, AVSSB, AVSSC and AVSSD). The AVSS pins are not required to be tied to the same potential and typically the negative voltage at each AVSS pin is dictated by the desired operating DAC negative output range. One exception is the AVEE pin which must be the lowest potential in the device. The implication of this requirement is that if either DAC group B, C or D is set to a negative output range, DAC group A must also be set to a negative range. The thermal pad should be either tied to the same potential as the AVEE pin or left disconnected. Table 7 lists the typical configurations for this mode.

PIN	NOTES	TYPICAL CONNECTION	
AVdd		5	V
DVdd	DVDD must be equal to AVDD.	5	V
IOVdd	IOVDD must be equal to or less	1.8 V	to 5 V
	than DVDD.		
AVcc_ab, AVcc_cd	The AVcc_AB and AVcc_cD pins	AVcc≥5 V	
	must be tied to the same potential	AVcc	≥ 10 V
	(AVcc). AVcc must be greater or		
	equal to the maximum possible		
	output voltage for any of the		
	positive output range DACs		
AVEE	AVEE must be the lowest	AVEE	≤ –5 V
	potential in the device. AVEE must	AVEE	≤ –10 V
	be less than or equal to the		
	minimum possible output voltage		
	for DAC group A.		
	AVssn must be less than or equal	Negative Range	$AVEE \le AVSSn \le -5 V$
AVSSB, AVSSC, AVSSD	than the minimum possible output		AVEE ≤ AVSSn ≤ -10 V
	voltage for DAC group n (n = B, C,	Positive Range	AGND
	D).		
Thermal Pad		AVEE or	Floating

Mixed DAC Range Mode	Typical Configuration
----------------------	-----------------------

After power-on or a reset event the output range for each DAC group is set automatically by the voltage present in the corresponding AVss pin. When the AVss voltage of a DAC group is lower than the threshold value, AVssTH, the output for that DAC group is automatically configured to the -10 to 0 V range. Conversely, if the AVss voltage of the DAC group is higher than AVssTH, the DAC-group output is automatically set to the 0 to 5 V range. The output for any of the DAC groups can be modified after initialization by setting the corresponding DAC range register (address 0x1E to 0x1F).

In addition to setting the default output range, the AVss pins also set the clamp voltage for each DAC group. Because the clamp voltage is only dependent on the voltage in the AVss pin, changes to the DAC range registers do not affect the clamp setting.



## NOTE

Although not a recommended operating condition, the device allows a DAC group to operate in a positive output range even if the clamp voltage is negative (AVss connected to a negative supply voltage).

# 7.5 **Programming**

The TPA7836B device is controlled through a flexible four-wire serial interface that is compatible with SPI-type interfaces used on many microcontrollers and DSP controllers. The interface provides read and write (R/W) access to all registers of the TPA7836B device.

Each serial-interface access cycle is exactly (N + 2) bytes long, where N is the number of data bytes. Asserting the CS pin low initiates a frame. The frame ends when the CS pin is de-asserted high. In MSB-first mode, the first bit transferred is the R/W bit. The next 15 bits are the register address (32768 addressable registers), and the remaining bits are data. For all writes, data is committed in bytes as the eight data bit of a data field that is clocked in on the rising edge of SCLK. If the write access is not an even multiple of 8 clocks, the trailing data bits are not committed. On a read access, data is clocked out on the falling edge of the serial interface clock, SCLK, on the SDO pin.

R/W A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0	D7 D6 D5 D4 D3 D2 D1 D0
– – Figure 60. Serial Interface Write Bus Cycle	
cs	
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 SCLK	
SDIR/W A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0	D7 D6 D5 D4 D3 D2 D1 D0
sdo[	D7   D6   D5   D4   D3   D2   D1   D0

#### Figure 61. Serial Interface Read Bus Cycle

Streaming mode is supported for operations that require large amounts of data to be passed to or from the TPA7836B. In streaming mode multiple bytes of data can be written to or read from the TPA7836B without specifically providing instructions for each byte. Streaming mode is implemented by continually holding the CS pin active and continuing to shift new data in or old data out of the device.

The instruction phase includes the starting address. The TPA7836B device begins reading or writing data to this address and continues as long as the CS pin is asserted and single byte writes have not been enabled in the interface configuration 1 register (address 0x01). The TPA7836B device automatically increments or decrements the address depending on the setting of the address ascension bit in the interface configuration 0 register (address 0x00).

If the address is decrementing and address 0x0000 is reached, the next address used is 0x7FFF. If the address is incrementing and address 0x7FFF is reached, the next address used is 0x0000. Care should be taken when



writing to address 0x0000 and 0x0001 as writing to these addresses may change the configuration of the serial interface. Therefore address 0x0010 should be the first (ascending) or last (descending) address accessed in streaming mode.

Figure 62 and Figure 63 show the access protocol used in streaming mode.





Address	Туре	Default	Register Name
0x00	R/W	30	Interface Configuration 0
0x01	R/W	00	Interface Configuration 1
0x02	R/W	03	Device Configuration
0x03	R	08	Сһір Туре
0x04	R	36	Chip ID (Low Byte)
0x05	R	0C	Chip ID (High Byte)
0x06	R	01	Chip Version
0x07 – 0x0B	—	—	Reserved
0x0C	R	51	Manufacturer ID (Low Byte)
0x0D	R	04	Manufacturer ID (High Byte)
0x0E	—	—	Reserved
0x0F	R/W	77	Register Update
0x10	R/W	00	ADC Configuration
0x11	R/W	70	False Alarm Configuration
0x12	R/W	00	GPIO Configuration
0x13	R/W	00	ADC MUX Configuration 0
0x14	R/W	00	ADC MUX Configuration 1
0x15	R/W	00	ADC MUX Configuration 2

# 7.6 Register Maps



0x16	—	—	Reserved
0x17	_	_	Reserved
0x18	R/W	00	DAC Clear Enable 0
0x19	R/W	00	DAC Clear Enable 1
0x1A	R/W	00	DAC Clear Source 0
0x1B	R/W	00	DAC Clear Source 1
0x1C	R/W	00	ALARMOUT Source0
0x1D	R/W	00	ALARMOUT Source1
0x1E	R/W	00	DAC Range 0
0x1F	R/W	00	DAC Range 1
0x20	R	00	ADC0-Data (Low Byte)
0x21	R	00	ADC0-Data (High Byte)
0x22	R	00	ADC1-Data (Low Byte)
0x23	R	00	ADC1-Data (High Byte)
0x24	R	00	ADC2-Data (Low Byte)
0x25	R	00	ADC2-Data (High Byte)
0x26	R	00	ADC3-Data (Low Byte)
0x27	R	00	ADC3-Data (High Byte)
0x28	R	00	ADC4-Data (Low Byte)
0x29	R	00	ADC4-Data (High Byte)
Address	Туре	Default	Register Name
	_	1	
0x2A	R	00	ADC5-Data (Low Byte)
0x2A 0x2B	R	00	ADC5-Data (Low Byte) ADC5-Data (High Byte)
0x2A 0x2B 0x2C	R R R	00 00 00	ADC5-Data (Low Byte) ADC5-Data (High Byte) ADC6-Data (Low Byte)
0x2A 0x2B 0x2C 0x2D	R R R R	00 00 00 00	ADC5-Data (Low Byte) ADC5-Data (High Byte) ADC6-Data (Low Byte) ADC6-Data (High Byte)
0x2A 0x2B 0x2C 0x2D 0x2D 0x2E	R R R R R R	00 00 00 00 00	ADC5-Data (Low Byte) ADC5-Data (High Byte) ADC6-Data (Low Byte) ADC6-Data (High Byte) ADC7-Data (Low Byte)
0x2A 0x2B 0x2C 0x2D 0x2D 0x2E 0x2F	R R R R R R R	00 00 00 00 00 00	ADC5-Data (Low Byte) ADC5-Data (High Byte) ADC6-Data (Low Byte) ADC6-Data (High Byte) ADC7-Data (Low Byte) ADC7-Data (High Byte)
0x2A 0x2B 0x2C 0x2D 0x2E 0x2F 0x30	R R R R R R R R	00 00 00 00 00 00 00	ADC5-Data (Low Byte) ADC5-Data (High Byte) ADC6-Data (Low Byte) ADC6-Data (High Byte) ADC7-Data (Low Byte) ADC7-Data (High Byte) ADC8-Data (Low Byte)
0x2A 0x2B 0x2C 0x2D 0x2E 0x2F 0x30 0x31	R R R R R R R R R R	00 00 00 00 00 00 00 00	ADC5-Data (Low Byte) ADC5-Data (High Byte) ADC6-Data (Low Byte) ADC6-Data (High Byte) ADC7-Data (Low Byte) ADC7-Data (High Byte) ADC8-Data (Low Byte) ADC8-Data (High Byte)
0x2A 0x2B 0x2C 0x2D 0x2E 0x2F 0x30 0x31 0x32	R R R R R R R R R R R	00 00 00 00 00 00 00 00 00	ADC5-Data (Low Byte) ADC5-Data (High Byte) ADC6-Data (Low Byte) ADC6-Data (High Byte) ADC7-Data (Low Byte) ADC7-Data (Low Byte) ADC8-Data (Low Byte) ADC8-Data (High Byte) ADC8-Data (Low Byte)
0x2A 0x2B 0x2C 0x2D 0x2E 0x2F 0x30 0x31 0x32 0x33	R R R R R R R R R R R R R	00 00 00 00 00 00 00 00 00 00 00	ADC5-Data (Low Byte) ADC5-Data (High Byte) ADC6-Data (Low Byte) ADC6-Data (High Byte) ADC7-Data (Low Byte) ADC7-Data (High Byte) ADC8-Data (Low Byte) ADC8-Data (High Byte) ADC9-Data (High Byte)
0x2A 0x2B 0x2C 0x2D 0x2E 0x2F 0x30 0x31 0x32 0x33 0x33	R R R R R R R R R R R R R R R	00 00 00 00 00 00 00 00 00 00 00 00	ADC5-Data (Low Byte) ADC5-Data (High Byte) ADC6-Data (Low Byte) ADC6-Data (High Byte) ADC7-Data (Low Byte) ADC7-Data (High Byte) ADC8-Data (Low Byte) ADC8-Data (High Byte) ADC9-Data (Low Byte) ADC9-Data (Low Byte) ADC9-Data (Low Byte)
0x2A 0x2B 0x2C 0x2D 0x2E 0x2F 0x30 0x31 0x32 0x33 0x33 0x34 0x35	R R R R R R R R R R R R R R R R	00 00 00 00 00 00 00 00 00 00 00 00 00	ADC5-Data (Low Byte) ADC5-Data (High Byte) ADC6-Data (Low Byte) ADC6-Data (High Byte) ADC7-Data (Low Byte) ADC7-Data (High Byte) ADC8-Data (Low Byte) ADC8-Data (High Byte) ADC9-Data (Low Byte) ADC9-Data (High Byte) ADC10-Data (Low Byte)
0x2A 0x2B 0x2C 0x2D 0x2E 0x2F 0x30 0x31 0x32 0x33 0x34 0x35 0x36	R R R R R R R R R R R R R R R R R R R	00 00 00 00 00 00 00 00 00 00 00 00 00	ADC5-Data (Low Byte) ADC5-Data (High Byte) ADC6-Data (Low Byte) ADC6-Data (High Byte) ADC7-Data (Low Byte) ADC7-Data (High Byte) ADC8-Data (Low Byte) ADC8-Data (Low Byte) ADC9-Data (Low Byte) ADC9-Data (High Byte) ADC10-Data (High Byte) ADC10-Data (High Byte) ADC11-Data (Low Byte)
0x2A 0x2B 0x2C 0x2D 0x2E 0x2F 0x30 0x31 0x32 0x33 0x33 0x34 0x35 0x36 0x37	R R R R R R R R R R R R R R R R R R R	00 00 00 00 00 00 00 00 00 00 00 00 00	ADC5-Data (Low Byte) ADC5-Data (High Byte) ADC6-Data (Low Byte) ADC6-Data (High Byte) ADC7-Data (Low Byte) ADC7-Data (Low Byte) ADC8-Data (Low Byte) ADC8-Data (High Byte) ADC9-Data (Low Byte) ADC9-Data (High Byte) ADC10-Data (Low Byte) ADC10-Data (High Byte) ADC11-Data (Low Byte)
0x2A 0x2B 0x2C 0x2D 0x2E 0x2F 0x30 0x31 0x32 0x33 0x34 0x35 0x36 0x37 0x38	R R R R R R R R R R R R R R R R R R R	00 00 00 00 00 00 00 00 00 00 00 00 00	ADC5-Data (Low Byte)         ADC5-Data (High Byte)         ADC6-Data (Low Byte)         ADC6-Data (High Byte)         ADC7-Data (Low Byte)         ADC7-Data (Low Byte)         ADC8-Data (Low Byte)         ADC9-Data (Low Byte)         ADC9-Data (Low Byte)         ADC10-Data (Low Byte)         ADC11-Data (Low Byte)         ADC11-Data (Low Byte)         ADC11-Data (Low Byte)
0x2A           0x2B           0x2C           0x2D           0x2E           0x30           0x31           0x32           0x33           0x34           0x35           0x36           0x37           0x38           0x39	R R R R R R R R R R R R R R R R R R R	00 00 00 00 00 00 00 00 00 00 00 00 00	ADC5-Data (Low Byte)         ADC5-Data (High Byte)         ADC6-Data (Low Byte)         ADC7-Data (High Byte)         ADC7-Data (Low Byte)         ADC8-Data (High Byte)         ADC8-Data (Low Byte)         ADC8-Data (Low Byte)         ADC9-Data (Low Byte)         ADC9-Data (High Byte)         ADC10-Data (Low Byte)         ADC11-Data (Low Byte)         ADC11-Data (Low Byte)         ADC11-Data (High Byte)
0x2A           0x2B           0x2C           0x2D           0x2E           0x30           0x31           0x32           0x33           0x34           0x35           0x36           0x37           0x38           0x34	R R R R R R R R R R R R R R R R R R R	00 00 00 00 00 00 00 00 00 00 00 00 00	ADC5-Data (Low Byte)         ADC5-Data (High Byte)         ADC6-Data (Low Byte)         ADC7-Data (High Byte)         ADC7-Data (Low Byte)         ADC8-Data (High Byte)         ADC8-Data (Low Byte)         ADC9-Data (Low Byte)         ADC9-Data (Low Byte)         ADC10-Data (Low Byte)         ADC11-Data (Low Byte)         ADC12-Data (Low Byte)
0x2A 0x2B 0x2C 0x2C 0x2D 0x2F 0x30 0x31 0x32 0x33 0x34 0x35 0x36 0x37 0x38 0x39 0x3A 0x3B	R R R R R R R R R R R R R R R R R R R	00 00 00 00 00 00 00 00 00 00 00 00 00	ADC5-Data (Low Byte)         ADC5-Data (High Byte)         ADC6-Data (Low Byte)         ADC7-Data (Low Byte)         ADC7-Data (Low Byte)         ADC8-Data (Low Byte)         ADC8-Data (Low Byte)         ADC9-Data (Low Byte)         ADC9-Data (Low Byte)         ADC10-Data (Low Byte)         ADC11-Data (Low Byte)         ADC11-Data (High Byte)         ADC11-Data (High Byte)         ADC11-Data (High Byte)         ADC11-Data (Low Byte)         ADC11-Data (High Byte)         ADC11-Data (High Byte)         ADC11-Data (High Byte)         ADC11-Data (High Byte)         ADC12-Data (High Byte)         ADC12-Data (High Byte)         ADC13-Data (High Byte)         ADC13-Data (High Byte)
0x2A           0x2B           0x2C           0x2D           0x2E           0x2F           0x30           0x31           0x32           0x33           0x34           0x35           0x36           0x37           0x38           0x39           0x38           0x38	R R R R R R R R R R R R R R R R R R R	00 00 00 00 00 00 00 00 00 00 00 00 00	ADC5-Data (Low Byte)         ADC5-Data (High Byte)         ADC6-Data (Low Byte)         ADC6-Data (High Byte)         ADC7-Data (Low Byte)         ADC7-Data (Low Byte)         ADC8-Data (High Byte)         ADC8-Data (Low Byte)         ADC9-Data (Low Byte)         ADC9-Data (Low Byte)         ADC10-Data (Low Byte)         ADC10-Data (Low Byte)         ADC11-Data (Low Byte)         ADC12-Data (Low Byte)         ADC12-Data (Low Byte)         ADC13-Data (Low Byte)         ADC13-Data (Low Byte)         ADC13-Data (Low Byte)
0x2A           0x2B           0x2C           0x2D           0x2E           0x30           0x31           0x32           0x33           0x34           0x35           0x36           0x37           0x38           0x39           0x3A           0x3B           0x3D	R         R <td< td=""><td>00 00 00 00 00 00 00 00 00 00 00 00 00</td><td>ADC5-Data (Low Byte)         ADC5-Data (High Byte)         ADC6-Data (Low Byte)         ADC6-Data (High Byte)         ADC7-Data (Low Byte)         ADC7-Data (Low Byte)         ADC8-Data (Low Byte)         ADC8-Data (Low Byte)         ADC8-Data (Low Byte)         ADC8-Data (Low Byte)         ADC9-Data (Low Byte)         ADC9-Data (Low Byte)         ADC10-Data (Low Byte)         ADC11-Data (Low Byte)         ADC11-Data (Low Byte)         ADC12-Data (Low Byte)         ADC13-Data (Low Byte)         ADC13-Data (Low Byte)         ADC14-Data (Low Byte)         ADC14-Data (Low Byte)</td></td<>	00 00 00 00 00 00 00 00 00 00 00 00 00	ADC5-Data (Low Byte)         ADC5-Data (High Byte)         ADC6-Data (Low Byte)         ADC6-Data (High Byte)         ADC7-Data (Low Byte)         ADC7-Data (Low Byte)         ADC8-Data (Low Byte)         ADC8-Data (Low Byte)         ADC8-Data (Low Byte)         ADC8-Data (Low Byte)         ADC9-Data (Low Byte)         ADC9-Data (Low Byte)         ADC10-Data (Low Byte)         ADC11-Data (Low Byte)         ADC11-Data (Low Byte)         ADC12-Data (Low Byte)         ADC13-Data (Low Byte)         ADC13-Data (Low Byte)         ADC14-Data (Low Byte)         ADC14-Data (Low Byte)
0x2A           0x2B           0x2C           0x2D           0x2E           0x2F           0x30           0x31           0x32           0x33           0x34           0x35           0x36           0x37           0x38           0x39           0x3A           0x3C           0x3E	R         R <tr td=""> <!--</td--><td>00 00 00 00 00 00 00 00 00 00 00 00 00</td><td>ADC5-Data (Low Byte)         ADC5-Data (High Byte)         ADC6-Data (Low Byte)         ADC7-Data (Low Byte)         ADC7-Data (Low Byte)         ADC8-Data (Low Byte)         ADC8-Data (Low Byte)         ADC8-Data (Low Byte)         ADC9-Data (Low Byte)         ADC9-Data (Low Byte)         ADC10-Data (Low Byte)         ADC10-Data (Low Byte)         ADC11-Data (Low Byte)         ADC11-Data (Low Byte)         ADC11-Data (High Byte)         ADC11-Data (Low Byte)         ADC11-Data (High Byte)         ADC11-Data (High Byte)         ADC12-Data (High Byte)         ADC12-Data (Low Byte)         ADC12-Data (Low Byte)         ADC12-Data (Low Byte)         ADC13-Data (Low Byte)         ADC13-Data (Low Byte)         ADC13-Data (Low Byte)         ADC13-Data (Low Byte)         ADC14-Data (Low Byte)</td></tr>	00 00 00 00 00 00 00 00 00 00 00 00 00	ADC5-Data (Low Byte)         ADC5-Data (High Byte)         ADC6-Data (Low Byte)         ADC7-Data (Low Byte)         ADC7-Data (Low Byte)         ADC8-Data (Low Byte)         ADC8-Data (Low Byte)         ADC8-Data (Low Byte)         ADC9-Data (Low Byte)         ADC9-Data (Low Byte)         ADC10-Data (Low Byte)         ADC10-Data (Low Byte)         ADC11-Data (Low Byte)         ADC11-Data (Low Byte)         ADC11-Data (High Byte)         ADC11-Data (Low Byte)         ADC11-Data (High Byte)         ADC11-Data (High Byte)         ADC12-Data (High Byte)         ADC12-Data (Low Byte)         ADC12-Data (Low Byte)         ADC12-Data (Low Byte)         ADC13-Data (Low Byte)         ADC13-Data (Low Byte)         ADC13-Data (Low Byte)         ADC13-Data (Low Byte)         ADC14-Data (Low Byte)
00 00 00 00 00 00 00 00 00 00 00 00 00	ADC5-Data (Low Byte)         ADC5-Data (High Byte)         ADC6-Data (Low Byte)         ADC7-Data (Low Byte)         ADC7-Data (Low Byte)         ADC8-Data (Low Byte)         ADC8-Data (Low Byte)         ADC8-Data (Low Byte)         ADC9-Data (Low Byte)         ADC9-Data (Low Byte)         ADC10-Data (Low Byte)         ADC10-Data (Low Byte)         ADC11-Data (Low Byte)         ADC11-Data (Low Byte)         ADC11-Data (High Byte)         ADC11-Data (Low Byte)         ADC11-Data (High Byte)         ADC11-Data (High Byte)         ADC12-Data (High Byte)         ADC12-Data (Low Byte)         ADC12-Data (Low Byte)         ADC12-Data (Low Byte)         ADC13-Data (Low Byte)         ADC13-Data (Low Byte)         ADC13-Data (Low Byte)         ADC13-Data (Low Byte)         ADC14-Data (Low Byte)		



0x40         R           0x41         R           0x42         R           0x43         R           0x44         R           0x45         R           0x46         R           0x47         R	R         00	ADC16-Data (Low Byte) ADC16-Data (High Byte) ADC17-Data (Low Byte) ADC17-Data (High Byte) ADC18-Data (Low Byte) ADC18-Data (High Byte) ADC19-Data (Low Byte)
0x41         R           0x42         R           0x43         R           0x44         R           0x45         R           0x46         R           0x47         R	R         00	ADC16-Data (High Byte) ADC17-Data (Low Byte) ADC17-Data (High Byte) ADC18-Data (Low Byte) ADC18-Data (High Byte) ADC19-Data (Low Byte)
0x42         R           0x43         R           0x44         R           0x45         R           0x46         R           0x47         R	R         00           R         00           R         00           R         00           R         00           R         00	ADC17-Data (Low Byte) ADC17-Data (High Byte) ADC18-Data (Low Byte) ADC18-Data (High Byte) ADC19-Data (Low Byte)
0x43         R           0x44         R           0x45         R           0x46         R           0x47         R	R         00           R         00           R         00           R         00           R         00           R         00	ADC17-Data (High Byte) ADC18-Data (Low Byte) ADC18-Data (High Byte) ADC19-Data (Low Byte)
0x44         R           0x45         R           0x46         R           0x47         R	R         00           R         00           R         00           R         00	ADC18-Data (Low Byte) ADC18-Data (High Byte) ADC19-Data (Low Byte)
0x45 R 0x46 R 0x47 R	R         00           R         00           R         00	ADC18-Data (High Byte) ADC19-Data (Low Byte)
0x46 R 0x47 R	R 00 R 00	ADC19-Data (Low Byte)
0x47 R	R 00	
		ADC19-Data (High Byte)
0340	R 00	ADC20-Data (Low Byte)
0x49 R	R 00	ADC20-Data (High Byte)
0x4A R	R 00	Temperature Data (Low Byte)
0x4B R	R 00	Temperature Data (High Byte)
0x4C-0x4F —	- —	Reserved
0x50 R/\	W 00	DACA0-Data (Low Byte)
0x51 R/	W 00	DACA0-Data (High Byte)
0x52 R/	W 00	DACA1-Data (Low Byte)
0x53 R/	W 00	DACA1-Data (High Byte)
0x54 R/\	W 00	DACA2-Data (Low Byte)
0x55 RA		
	W 00	DACA2-Data (High Byte)
0x56 R/	W 00 W 00	DACA2-Data (High Byte) DACA3-Data (Low Byte)
0x56 R/A Address Typ	W         00           W         00           pe         Default	DACA2-Data (High Byte) DACA3-Data (Low Byte) Register Name
0x56         R/I           Address         Typ           0x57         R/I	W         00           W         00           pe         Default           W         00	DACA2-Data (High Byte) DACA3-Data (Low Byte) Register Name DACA3-Data (High Byte)
0x56         RA           Address         Typ           0x57         RA           0x58         RA	W         00           W         00           pe         Default           W         00           W         00           W         00	DACA2-Data (High Byte) DACA3-Data (Low Byte) Register Name DACA3-Data (High Byte) DACA3-Data (Low Byte) DACB4-Data (Low Byte)
0x56         R/I           Address         Typ           0x57         R/I           0x58         R/I           0x59         R/I	W         00           W         00           pe         Default           W         00           W         00           W         00           W         00	DACA2-Data (High Byte)         DACA3-Data (Low Byte)         Register Name         DACA3-Data (High Byte)         DACA3-Data (Low Byte)         DACB4-Data (Low Byte)         DACB4-Data (High Byte)
Ox56         RA           Address         Typ           0x57         RA           0x58         RA           0x59         RA           0x5A         RA	W         00           W         00           pe         Default           W         00	DACA2-Data (High Byte)         DACA3-Data (Low Byte)         Register Name         DACA3-Data (High Byte)         DACA3-Data (Low Byte)         DACB4-Data (Low Byte)         DACB4-Data (High Byte)         DACB5-Data (Low Byte)
Ox56         R/I           Address         Typ           0x57         R/I           0x58         R/I           0x59         R/I           0x58         R/I           0x59         R/I           0x58         R/I	W         00           W         00           pe         Default           W         00	DACA2-Data (High Byte)         DACA3-Data (Low Byte)         Register Name         DACA3-Data (High Byte)         DACB4-Data (Low Byte)         DACB4-Data (High Byte)         DACB5-Data (Low Byte)         DACB5-Data (High Byte)
Ox56         RA           Address         Typ           0x57         RA           0x58         RA           0x59         RA           0x5A         RA           0x5B         RA           0x5C         RA	W         00           W         00           pe         Default           W         00	DACA2-Data (High Byte)         DACA3-Data (Low Byte)         Register Name         DACA3-Data (High Byte)         DACA3-Data (High Byte)         DACB4-Data (Low Byte)         DACB5-Data (Low Byte)         DACB5-Data (High Byte)         DACB5-Data (Low Byte)         DACB5-Data (Low Byte)
0x56         RA           Address         Typ           0x57         RA           0x58         RA           0x59         RA           0x58         RA           0x59         RA           0x58         RA           0x59         RA           0x50         RA           0x50         RA	W         00           W         00           pe         Default           W         00	DACA2-Data (High Byte)         DACA3-Data (Low Byte)         Register Name         DACA3-Data (High Byte)         DACA3-Data (Low Byte)         DACB4-Data (Low Byte)         DACB5-Data (Low Byte)         DACB5-Data (High Byte)         DACB5-Data (High Byte)         DACB6-Data (Low Byte)         DACB6-Data (High Byte)
0x56         R/I           0x57         R/I           0x57         R/I           0x58         R/I           0x59         R/I           0x58         R/I           0x59         R/I           0x58         R/I           0x50         R/I           0x55         R/I           0x55         R/I           0x55         R/I           0x55         R/I           0x55         R/I	W         00           W         00           Pe         Default           W         00	DACA2-Data (High Byte)         DACA3-Data (Low Byte)         Register Name         DACA3-Data (High Byte)         DACA3-Data (High Byte)         DACB4-Data (Low Byte)         DACB5-Data (Low Byte)         DACB5-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (Low Byte)
0x56         R/I           0x56         R/I           Address         Typ           0x57         R/I           0x58         R/I           0x59         R/I           0x58         R/I           0x59         R/I           0x58         R/I           0x50         R/I           0x55         R/I           0x55         R/I           0x55         R/I           0x55         R/I           0x55         R/I	W         00           W         00           pe         Default           W         00	DACA2-Data (High Byte)         DACA3-Data (Low Byte)         Register Name         DACA3-Data (High Byte)         DACA3-Data (Low Byte)         DACB4-Data (Low Byte)         DACB5-Data (Low Byte)         DACB5-Data (Low Byte)         DACB5-Data (Low Byte)         DACB5-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (High Byte)         DACB7-Data (Low Byte)
0x56         R/I           0x56         R/I           0x57         R/I           0x58         R/I           0x59         R/I           0x58         R/I           0x59         R/I           0x58         R/I           0x50         R/I           0x55         R/I           0x60         R/I	W         00           W         00           pe         Default           W         00	DACA2-Data (High Byte)         DACA3-Data (Low Byte)         Register Name         DACA3-Data (High Byte)         DACA3-Data (High Byte)         DACB4-Data (Low Byte)         DACB4-Data (Low Byte)         DACB5-Data (Low Byte)         DACB5-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (Low Byte)         DACB7-Data (Low Byte)         DACB7-Data (Low Byte)         DACB7-Data (Low Byte)
0x56         RA           Address         Typ           0x57         RA           0x58         RA           0x59         RA           0x58         RA           0x59         RA           0x58         RA           0x59         RA           0x58         RA           0x59         RA           0x58         RA           0x55         RA           0x56         RA           0x56         RA           0x60         RA           0x61         RA	W         00           W         00           pe         Default           W         00	DACA2-Data (High Byte)         DACA3-Data (Low Byte)         Register Name         DACA3-Data (High Byte)         DACA3-Data (High Byte)         DACB4-Data (Low Byte)         DACB5-Data (Low Byte)         DACB5-Data (Low Byte)         DACB5-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (High Byte)         DACB7-Data (Low Byte)         DACB7-Data (Low Byte)         DACC8-Data (Low Byte)         DACC8-Data (Low Byte)
0x56         RA           Address         Typ           0x57         RA           0x58         RA           0x59         RA           0x58         RA           0x59         RA           0x58         RA           0x59         RA           0x50         RA           0x55         RA           0x55         RA           0x55         RA           0x55         RA           0x55         RA           0x55         RA           0x56         RA           0x55         RA           0x56         RA           0x55         RA           0x60         RA           0x61         RA	W         00           W         00           pe         Default           W         00	DACA2-Data (High Byte)         DACA3-Data (Low Byte)         Register Name         DACA3-Data (High Byte)         DACA3-Data (High Byte)         DACB4-Data (Low Byte)         DACB4-Data (High Byte)         DACB5-Data (Low Byte)         DACB5-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (Low Byte)         DACB7-Data (Low Byte)         DACB7-Data (Low Byte)         DACC8-Data (Low Byte)         DACC8-Data (Low Byte)         DACC8-Data (Low Byte)         DACC8-Data (Low Byte)
0x56         RA           Address         Typ           0x57         RA           0x58         RA           0x59         RA           0x58         RA           0x59         RA           0x58         RA           0x59         RA           0x55         RA           0x60         RA           0x61         RA           0x63         RA	W         00           W         00           Pe         Default           W         00	DACA2-Data (High Byte)         DACA3-Data (Low Byte)         Register Name         DACA3-Data (High Byte)         DACA3-Data (High Byte)         DACB4-Data (Low Byte)         DACB5-Data (Low Byte)         DACB5-Data (Low Byte)         DACB5-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (Low Byte)         DACB7-Data (Low Byte)         DACB7-Data (High Byte)         DACC8-Data (Low Byte)         DACC8-Data (High Byte)         DACC8-Data (High Byte)         DACC8-Data (High Byte)         DACC9-Data (High Byte)
0x56         R/I           0x56         R/I           Address         Typ           0x57         R/I           0x58         R/I           0x59         R/I           0x58         R/I           0x59         R/I           0x58         R/I           0x59         R/I           0x58         R/I           0x50         R/I           0x50         R/I           0x55         R/I           0x5F         R/I           0x60         R/I           0x61         R/I           0x63         R/I           0x64         R/I	W         00           W         00           pe         Default           W         00	DACA2-Data (High Byte)         DACA3-Data (Low Byte)         Register Name         DACA3-Data (High Byte)         DACA3-Data (High Byte)         DACB4-Data (Low Byte)         DACB4-Data (High Byte)         DACB5-Data (High Byte)         DACB5-Data (Low Byte)         DACB5-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (Low Byte)         DACB7-Data (Low Byte)         DACB7-Data (Low Byte)         DACC8-Data (Low Byte)         DACC9-Data (Low Byte)         DACC9-Data (Low Byte)         DACC9-Data (Low Byte)
0x56         RA           Address         Typ           0x57         RA           0x58         RA           0x58         RA           0x59         RA           0x58         RA           0x59         RA           0x55         RA           0x60         RA           0x61         RA           0x63         RA           0x64         RA           0x65         RA	W         00           W         00           Pe         Default           W         00	DACA2-Data (High Byte)         DACA3-Data (Low Byte)         Register Name         DACA3-Data (High Byte)         DACA3-Data (High Byte)         DACB4-Data (Low Byte)         DACB4-Data (Low Byte)         DACB5-Data (High Byte)         DACB5-Data (Low Byte)         DACB5-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (Low Byte)         DACB7-Data (Low Byte)         DACC8-Data (High Byte)         DACC8-Data (Low Byte)         DACC8-Data (Low Byte)         DACC8-Data (High Byte)         DACC8-Data (High Byte)         DACC8-Data (High Byte)         DACC9-Data (Low Byte)         DACC9-Data (High Byte)         DACC10-Data (Low Byte)         DACC10-Data (High Byte)
0x56         R/A           Address         Typ           0x57         R/A           0x58         R/A           0x59         R/A           0x58         R/A           0x59         R/A           0x58         R/A           0x59         R/A           0x52         R/A           0x55         R/A           0x60         R/A           0x61         R/A           0x62         R/A           0x63         R/A           0x64         R/A           0x65         R/A           0x66         R/A	W         00           W         00           pe         Default           W         00	DACA2-Data (High Byte)         DACA3-Data (Low Byte)         Register Name         DACA3-Data (Low Byte)         DACA3-Data (High Byte)         DACA3-Data (Low Byte)         DACB4-Data (Low Byte)         DACB5-Data (High Byte)         DACB5-Data (High Byte)         DACB5-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (Low Byte)         DACB7-Data (Low Byte)         DACB7-Data (Low Byte)         DACC8-Data (High Byte)         DACC8-Data (High Byte)         DACC8-Data (High Byte)         DACC8-Data (High Byte)         DACC8-Data (Low Byte)         DACC9-Data (Low Byte)         DACC9-Data (Low Byte)         DACC10-Data (Low Byte)         DACC10-Data (High Byte)         DACC11-Data (Low Byte)
0x56         RA           Address         Typ           0x57         RA           0x58         RA           0x59         RA           0x58         RA           0x59         RA           0x58         RA           0x59         RA           0x58         RA           0x59         RA           0x50         RA           0x55         RA           0x55         RA           0x55         RA           0x55         RA           0x55         RA           0x55         RA           0x60         RA           0x61         RA           0x62         RA           0x63         RA           0x64         RA           0x65         RA           0x66         RA           0x67         RA	W         00           W         00           pe         Default           W         00           W         00	DACA2-Data (High Byte)         DACA3-Data (Low Byte)         Register Name         DACA3-Data (High Byte)         DACA3-Data (High Byte)         DACB4-Data (Low Byte)         DACB4-Data (Low Byte)         DACB5-Data (Low Byte)         DACB5-Data (Low Byte)         DACB5-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (Low Byte)         DACB7-Data (Low Byte)         DACC8-Data (Low Byte)         DACC9-Data (Low Byte)         DACC9-Data (Low Byte)         DACC10-Data (Low Byte)         DACC10-Data (Low Byte)         DACC11-Data (Low Byte)
0x56         RA           Address         Typ           0x57         RA           0x58         RA           0x59         RA           0x58         RA           0x59         RA           0x55         RA           0x61         RA           0x62         RA           0x63         RA           0x64         RA           0x65         RA           0x66         RA           0x67         RA           0x68         RA	W         00           W         00           pe         Default           W         00           W         00	DACA2-Data (High Byte)         DACA3-Data (Low Byte)         Register Name         DACA3-Data (High Byte)         DACA3-Data (High Byte)         DACB4-Data (Low Byte)         DACB5-Data (Low Byte)         DACB5-Data (Low Byte)         DACB5-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (Low Byte)         DACB7-Data (Low Byte)         DACB7-Data (Low Byte)         DACC8-Data (High Byte)         DACC8-Data (Low Byte)         DACC9-Data (Low Byte)         DACC10-Data (Low Byte)         DACC10-Data (Low Byte)         DACC10-Data (Low Byte)         DACC11-Data (Low Byte)         DACC11-Data (Low Byte)         DACC11-Data (Low Byte)
0x56         RA           Address         Typ           0x57         RA           0x58         RA           0x59         RA           0x58         RA           0x59         RA           0x55         RA           0x61         RA           0x62         RA           0x63         RA           0x64         RA           0x65         RA           0x66         RA           0x68         RA           0x69         RA	W         00           W         00           pe         Default           W         00           W         00	DACA2-Data (High Byte)         DACA3-Data (Low Byte)         Register Name         DACA3-Data (High Byte)         DACB4-Data (Low Byte)         DACB4-Data (Low Byte)         DACB5-Data (Low Byte)         DACB5-Data (Low Byte)         DACB5-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (Low Byte)         DACB7-Data (Low Byte)         DACB7-Data (Low Byte)         DACC8-Data (Low Byte)         DACC8-Data (Low Byte)         DACC8-Data (Low Byte)         DACC9-Data (Low Byte)         DACC9-Data (Low Byte)         DACC10-Data (Low Byte)         DACC11-Data (Low Byte)
0x56         RA           Address         Typ           0x57         RA           0x58         RA           0x59         RA           0x58         RA           0x59         RA           0x55         RA           0x61         RA           0x62         RA           0x63         RA           0x64         RA           0x65         RA           0x66         RA           0x66         RA           0x68         RA           0x69         RA           0x6A         RA	W         00           W         00           pe         Default           W         00           W         00	DACA2-Data (High Byte)         DACA3-Data (Low Byte)         Register Name         DACA3-Data (High Byte)         DACB4-Data (Low Byte)         DACB4-Data (Low Byte)         DACB5-Data (High Byte)         DACB5-Data (Low Byte)         DACB5-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (Low Byte)         DACB7-Data (Low Byte)         DACB7-Data (Low Byte)         DACC8-Data (Low Byte)         DACC9-Data (Low Byte)         DACC10-Data (Low Byte)         DACC10-Data (Low Byte)         DACC11-Data (Low Byte)         DACC11-Data (Low Byte)         DACC11-Data (Low Byte)         DACC11-Data (High Byte)         DACD12-Data (High Byte)
0x56         R/A           Address         Typ           0x57         R/A           0x58         R/A           0x59         R/A           0x58         R/A           0x59         R/A           0x58         R/A           0x59         R/A           0x50         R/A           0x55         R/A           0x55         R/A           0x55         R/A           0x55         R/A           0x55         R/A           0x55         R/A           0x60         R/A           0x61         R/A           0x62         R/A           0x63         R/A           0x64         R/A           0x65         R/A           0x66         R/A           0x67         R/A           0x68         R/A           0x69         R/A           0x6A         R/A           0x6B         R/A	W         00           W         00           pe         Default           W         00           W         00	DACA2-Data (High Byte)         DACA3-Data (Low Byte)         Register Name         DACA3-Data (Low Byte)         DACA3-Data (High Byte)         DACB4-Data (Low Byte)         DACB5-Data (Low Byte)         DACB5-Data (Low Byte)         DACB5-Data (Low Byte)         DACB5-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (Low Byte)         DACB6-Data (Low Byte)         DACB7-Data (Low Byte)         DACB7-Data (Low Byte)         DACC8-Data (Low Byte)         DACC8-Data (High Byte)         DACC8-Data (Low Byte)         DACC8-Data (Low Byte)         DACC8-Data (Low Byte)         DACC9-Data (Low Byte)         DACC10-Data (Low Byte)         DACC10-Data (Low Byte)         DACC11-Data (Low Byte)         DACD12-Data (Low Byte)         DACD12-Data (Low Byte)         DACD13-Data (Low Byte)
0x4B         R           0x4C-0x4F         -           0x50         R/I           0x51         R/I           0x52         R/I           0x53         R/I           0x54         R/I           0x55         R/I	-         -         -           W         00	Temperature Data (High Byte)         Reserved         DACA0-Data (Low Byte)         DACA0-Data (High Byte)         DACA1-Data (Low Byte)         DACA1-Data (High Byte)         DACA2-Data (Low Byte)



0x6D	R/W	00	DACD14-Data (High Byte)
0x6E	R/W	00	DACD15-Data (Low Byte)
0x6F	R/W	00	DACD15-Data (High Byte)
0x70	R	00	Alarm Status 0
0x71	R	00	Alarm Status 1
0x72	R	0C	General Status
0x73-0x79	—	_	Reserved
0x7A	R/W	FF	GPIO
0x7B-0x7F	—	_	Reserved
0x80	R/W	FF	ADC16-Upper-Thresh (Low Byte)
0x81	R/W	0F	ADC16-Upper-Thresh (High Byte)
0x82	R/W	00	ADC16-Lower-Thresh (Low Byte)
0x83	R/W	00	ADC16-Lower-Thresh (High Byte)
0x84	R/W	FF	ADC17-Upper-Thresh (Low Byte)
0x85	R/W	0F	ADC17-Upper-Thresh (High Byte)
0x86	R/W	00	ADC17-Lower-Thresh (Low Byte)
0x87	R/W	00	ADC17-Lower-Thresh (High Byte)
0x88	R/W	FF	ADC18-Upper-Thresh (Low Byte)
0x89	R/W	0F	ADC18-Upper-Thresh (High Byte)
0x8A	R/W	00	ADC18-Lower-Thresh (Low Byte)
Address	Туре	Default	Register Name
0x8B	R/W	00	ADC18-Lower-Thresh (High Byte)
0x8B 0x8C	R/W R/W	00 FF	ADC18-Lower-Thresh (High Byte) ADC19-Upper-Thresh (Low Byte)
0x8B 0x8C 0x8D	R/W R/W R/W	00 FF 0F	ADC18-Lower-Thresh (High Byte) ADC19-Upper-Thresh (Low Byte) ADC19-Upper-Thresh (High Byte)
0x8B 0x8C 0x8D 0x8E	R/W R/W R/W R/W	00 FF 0F 00	ADC18-Lower-Thresh (High Byte) ADC19-Upper-Thresh (Low Byte) ADC19-Upper-Thresh (High Byte) ADC19-Lower-Thresh (Low Byte)
0x8B 0x8C 0x8D 0x8E 0x8F	R/W R/W R/W R/W	00 FF 0F 00 00	ADC18-Lower-Thresh (High Byte) ADC19-Upper-Thresh (Low Byte) ADC19-Upper-Thresh (High Byte) ADC19-Lower-Thresh (Low Byte) ADC19-Lower-Thresh (High Byte)
0x8B 0x8C 0x8D 0x8E 0x8F 0x90	R/W R/W R/W R/W R/W	00 FF 0F 00 00 FF	ADC18-Lower-Thresh (High Byte) ADC19-Upper-Thresh (Low Byte) ADC19-Upper-Thresh (High Byte) ADC19-Lower-Thresh (Low Byte) ADC19-Lower-Thresh (High Byte) ADC20-Upper-Thresh (Low Byte)
0x8B 0x8C 0x8D 0x8E 0x8F 0x90 0x91	R/W R/W R/W R/W R/W R/W	00 FF 0F 00 00 FF 0F	ADC18-Lower-Thresh (High Byte) ADC19-Upper-Thresh (Low Byte) ADC19-Upper-Thresh (High Byte) ADC19-Lower-Thresh (Low Byte) ADC19-Lower-Thresh (High Byte) ADC20-Upper-Thresh (Low Byte)
0x8B 0x8C 0x8D 0x8E 0x8F 0x90 0x91 0x92	R/W R/W R/W R/W R/W R/W R/W	00 FF 0F 00 00 FF 0F 00	ADC18-Lower-Thresh (High Byte) ADC19-Upper-Thresh (Low Byte) ADC19-Upper-Thresh (High Byte) ADC19-Lower-Thresh (Low Byte) ADC19-Lower-Thresh (High Byte) ADC20-Upper-Thresh (Low Byte) ADC20-Lower-Thresh (Low Byte)
0x8B 0x8C 0x8D 0x8E 0x8F 0x90 0x91 0x92 0x93	R/W R/W R/W R/W R/W R/W R/W R/W	00 FF 0F 00 00 FF 0F 00 00	ADC18-Lower-Thresh (High Byte) ADC19-Upper-Thresh (Low Byte) ADC19-Upper-Thresh (High Byte) ADC19-Lower-Thresh (Low Byte) ADC19-Lower-Thresh (High Byte) ADC20-Upper-Thresh (Low Byte) ADC20-Upper-Thresh (High Byte) ADC20-Lower-Thresh (Low Byte) ADC20-Lower-Thresh (High Byte)
0x8B 0x8C 0x8D 0x8E 0x8F 0x90 0x91 0x92 0x93 0x94	R/W R/W R/W R/W R/W R/W R/W R/W R/W	00 FF 0F 00 FF 0F 0F 00 00 FF	ADC18-Lower-Thresh (High Byte) ADC19-Upper-Thresh (Low Byte) ADC19-Upper-Thresh (High Byte) ADC19-Lower-Thresh (Low Byte) ADC19-Lower-Thresh (High Byte) ADC20-Upper-Thresh (Low Byte) ADC20-Upper-Thresh (High Byte) ADC20-Lower-Thresh (Low Byte) LT-Upper-Thresh (Low Byte)
0x8B 0x8C 0x8D 0x8E 0x8F 0x90 0x91 0x92 0x93 0x94 0x95	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	00 FF 0F 00 00 FF 0F 00 00 FF 04	ADC18-Lower-Thresh (High Byte) ADC19-Upper-Thresh (Low Byte) ADC19-Upper-Thresh (High Byte) ADC19-Lower-Thresh (Low Byte) ADC19-Lower-Thresh (High Byte) ADC20-Upper-Thresh (Low Byte) ADC20-Upper-Thresh (High Byte) ADC20-Lower-Thresh (Low Byte) LT-Upper-Thresh (Low Byte) LT-Upper-Thresh (High Byte)
0x8B 0x8C 0x8D 0x8E 0x8F 0x90 0x91 0x92 0x93 0x93 0x94 0x95 0x96	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	00 FF 0F 00 FF 0F 00 00 FF 00 FF 04 00	ADC18-Lower-Thresh (High Byte) ADC19-Upper-Thresh (Low Byte) ADC19-Upper-Thresh (High Byte) ADC19-Lower-Thresh (Low Byte) ADC19-Lower-Thresh (High Byte) ADC20-Upper-Thresh (Low Byte) ADC20-Upper-Thresh (High Byte) ADC20-Lower-Thresh (Low Byte) LT-Upper-Thresh (Low Byte) LT-Upper-Thresh (High Byte) LT-Upper-Thresh (High Byte)
0x8B 0x8C 0x8D 0x8E 0x8F 0x90 0x91 0x92 0x93 0x93 0x94 0x95 0x96 0x97	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	00 FF 0F 00 00 FF 00 00 00 FF 04 00 00 00 00	ADC18-Lower-Thresh (High Byte) ADC19-Upper-Thresh (Low Byte) ADC19-Upper-Thresh (High Byte) ADC19-Lower-Thresh (Low Byte) ADC19-Lower-Thresh (High Byte) ADC20-Upper-Thresh (Low Byte) ADC20-Upper-Thresh (High Byte) ADC20-Lower-Thresh (Low Byte) LT-Upper-Thresh (Low Byte) LT-Upper-Thresh (Low Byte) LT-Upper-Thresh (High Byte) LT-Lower-Thresh (Low Byte)
0x8B 0x8C 0x8D 0x8E 0x8F 0x90 0x91 0x92 0x93 0x94 0x95 0x96 0x97 0x98-09F	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	00 FF 0F 00 00 FF 00 00 FF 04 00 00 00 00 00 00 00 00 00 00 00 00	ADC18-Lower-Thresh (High Byte) ADC19-Upper-Thresh (Low Byte) ADC19-Upper-Thresh (High Byte) ADC19-Lower-Thresh (Low Byte) ADC19-Lower-Thresh (High Byte) ADC20-Upper-Thresh (Low Byte) ADC20-Upper-Thresh (High Byte) ADC20-Lower-Thresh (Low Byte) LT-Upper-Thresh (Low Byte) LT-Upper-Thresh (Low Byte) LT-Lower-Thresh (Low Byte) LT-Lower-Thresh (Low Byte) LT-Lower-Thresh (High Byte) Reserved
0x8B 0x8C 0x8D 0x8E 0x8F 0x90 0x91 0x92 0x93 0x93 0x94 0x95 0x96 0x97 0x98-09F 0xA0	R/W	00 FF 0F 00 00 FF 00 00 FF 04 00 FF 04 00 00 0B 00 08	ADC18-Lower-Thresh (High Byte) ADC19-Upper-Thresh (Low Byte) ADC19-Upper-Thresh (High Byte) ADC19-Lower-Thresh (Low Byte) ADC19-Lower-Thresh (High Byte) ADC20-Upper-Thresh (Low Byte) ADC20-Upper-Thresh (High Byte) ADC20-Lower-Thresh (Low Byte) ADC20-Lower-Thresh (High Byte) LT-Upper-Thresh (Low Byte) LT-Upper-Thresh (Low Byte) LT-Lower-Thresh (High Byte) LT-Lower-Thresh (High Byte) ADC20-Lower-Thresh (High Byte)
0x8B 0x8C 0x8D 0x8E 0x8F 0x90 0x91 0x92 0x93 0x93 0x94 0x95 0x96 0x96 0x97 0x98-09F 0xA0 0xA1	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	00 FF 0F 00 00 FF 00 00 00 FF 04 00 08 08	ADC18-Lower-Thresh (High Byte) ADC19-Upper-Thresh (Low Byte) ADC19-Upper-Thresh (High Byte) ADC19-Lower-Thresh (Low Byte) ADC19-Lower-Thresh (High Byte) ADC20-Upper-Thresh (Low Byte) ADC20-Upper-Thresh (High Byte) ADC20-Lower-Thresh (Low Byte) LT-Upper-Thresh (Low Byte) LT-Upper-Thresh (High Byte) LT-Lower-Thresh (High Byte) LT-Lower-Thresh (High Byte) ADC20-Lower-Thresh (High Byte) ADC17-Hysteresis
0x8B 0x8C 0x8D 0x8E 0x8F 0x90 0x91 0x92 0x93 0x93 0x94 0x95 0x96 0x97 0x98-09F 0xA0 0xA1 0xA2	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	00 FF 00 00 00 FF 00 00 00 FF 04 00 00 05 04 00 08 08 08 08	ADC18-Lower-Thresh (High Byte) ADC19-Upper-Thresh (Low Byte) ADC19-Upper-Thresh (High Byte) ADC19-Lower-Thresh (Low Byte) ADC19-Lower-Thresh (High Byte) ADC20-Upper-Thresh (Low Byte) ADC20-Upper-Thresh (Low Byte) ADC20-Lower-Thresh (Low Byte) ADC20-Lower-Thresh (High Byte) LT-Upper-Thresh (Low Byte) LT-Upper-Thresh (Low Byte) LT-Upper-Thresh (High Byte) LT-Lower-Thresh (High Byte) ADC20-Lower-Thresh (High Byte) ADC20-Lower-Thresh (High Byte) ADC20-Lower-Thresh (High Byte) ADC20-Lower-Thresh (High Byte) ADC20-Lower-Thresh (High Byte) ADC17-Hysteresis ADC18-Hysteresis
0x8B 0x8C 0x8D 0x8E 0x8F 0x90 0x91 0x92 0x93 0x94 0x95 0x96 0x96 0x97 0x98-09F 0xA0 0xA1 0xA2 0xA3	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	00 FF 0F 00 00 FF 00 00 00 FF 04 00 08 08 08 08 08 08	ADC18-Lower-Thresh (High Byte)         ADC19-Upper-Thresh (Low Byte)         ADC19-Lower-Thresh (High Byte)         ADC19-Lower-Thresh (Low Byte)         ADC20-Upper-Thresh (High Byte)         ADC20-Upper-Thresh (Low Byte)         ADC20-Lower-Thresh (High Byte)         ADC20-Lower-Thresh (High Byte)         ADC20-Lower-Thresh (Low Byte)         LT-Upper-Thresh (Low Byte)         LT-Upper-Thresh (Low Byte)         LT-Upper-Thresh (High Byte)         LT-Lower-Thresh (High Byte)         LT-Lower-Thresh (High Byte)         ADC16-Hysteresis         ADC17-Hysteresis         ADC19-Hysteresis
0x8B 0x8C 0x8D 0x8E 0x8F 0x90 0x91 0x92 0x93 0x94 0x95 0x96 0x97 0x96 0x97 0x98-09F 0xA0 0xA1 0xA2 0xA3 0xA4	R/W	00 FF 0F 00 00 FF 0F 00 00 FF 04 00 00 FF 04 00 08 08 08 08 08 08 08 08 08	ADC18-Lower-Thresh (High Byte)         ADC19-Upper-Thresh (Low Byte)         ADC19-Upper-Thresh (High Byte)         ADC19-Lower-Thresh (Low Byte)         ADC20-Upper-Thresh (High Byte)         ADC20-Upper-Thresh (Low Byte)         ADC20-Upper-Thresh (High Byte)         ADC20-Lower-Thresh (High Byte)         ADC20-Lower-Thresh (High Byte)         LT-Upper-Thresh (Low Byte)         LT-Upper-Thresh (High Byte)         LT-Upper-Thresh (High Byte)         LT-Lower-Thresh (High Byte)         LT-Lower-Thresh (High Byte)         LT-Lower-Thresh (High Byte)         ADC16-Hysteresis         ADC17-Hysteresis         ADC18-Hysteresis         ADC19-Hysteresis
0x8B 0x8C 0x8D 0x8E 0x8F 0x90 0x91 0x92 0x93 0x93 0x94 0x95 0x96 0x97 0x96 0x97 0x98-09F 0xA0 0xA1 0xA1 0xA2 0xA3 0xA4 0xA5	R/W R/W	00 FF 0F 00 00 FF 00 00 00 FF 04 00 00 0B  08 08 08 08 08 08 08 08 08 08	ADC18-Lower-Thresh (High Byte)         ADC19-Upper-Thresh (Low Byte)         ADC19-Lower-Thresh (High Byte)         ADC19-Lower-Thresh (Low Byte)         ADC20-Upper-Thresh (Low Byte)         ADC20-Upper-Thresh (Low Byte)         ADC20-Lower-Thresh (Low Byte)         ADC20-Lower-Thresh (High Byte)         ADC20-Lower-Thresh (Low Byte)         ADC20-Lower-Thresh (Low Byte)         LT-Upper-Thresh (Low Byte)         LT-Upper-Thresh (Low Byte)         LT-Upper-Thresh (High Byte)         LT-Lower-Thresh (Low Byte)         LT-Lower-Thresh (High Byte)         ADC16-Hysteresis         ADC17-Hysteresis         ADC18-Hysteresis         ADC19-Hysteresis         ADC19-Hysteresis         ADC19-Hysteresis
0x8B 0x8C 0x8D 0x8E 0x8F 0x90 0x91 0x92 0x93 0x94 0x95 0x94 0x95 0x96 0x97 0x98-09F 0xA0 0xA1 0xA2 0xA3 0xA4 0xA5 0xA6 - 0xAF	R/W R/W	00 FF 00 00 00 FF 00 00 00 00	ADC18-Lower-Thresh (High Byte) ADC19-Upper-Thresh (Low Byte) ADC19-Lower-Thresh (High Byte) ADC19-Lower-Thresh (Low Byte) ADC20-Upper-Thresh (Low Byte) ADC20-Upper-Thresh (Low Byte) ADC20-Lower-Thresh (Low Byte) ADC20-Lower-Thresh (Low Byte) LT-Upper-Thresh (Low Byte) LT-Upper-Thresh (Low Byte) LT-Upper-Thresh (Low Byte) LT-Lower-Thresh (High Byte) LT-Lower-Thresh (High Byte) ADC20-Lower-Thresh (High Byte) ADC20-Lower-Thresh (High Byte) ADC20-Lower-Thresh (High Byte) ADC20-Lower-Thresh (High Byte) ADC10-Hysteresis ADC16-Hysteresis ADC18-Hysteresis ADC19-Hysteresis ADC20-Hysteresis ADC20-Hysteresis ADC20-Hysteresis ADC20-Hysteresis



0xB1	R/W	00	DAC Clear 1
0xB2	R/W	00	Power-Down 0
0xB3	R/W	00	Power-Down 1
0xB4	R/W	00	Power-Down 2
0xB5 - 0xBF	—	—	Reserved
0xC0	R/W	00	ADC Trigger

## Interface Configuration: Address 0x00 – 0x02

## Interface Configuration 0 Register (address = 0x00) [reset = 0x30]

Interface Configuration 0 (Interface Config 0) Register (R/W)

7	6	5	4	3	2	1	0
SOFT-RESET	Reserved	ADDR-ASCEND	Reserved		Rese	erved	
R/W-0	R/W-0	R/W-1	R/W-1		R/W-A	Il zeros	

Interface Config 0 Register Field Descriptions (R/W)					
Bit	Field	Туре	Reset	Description	
7	SOFT-RESET	R/W	0	Soft reset (self-clearing)	
				0:no action	
				1:reset - resets everything except	
				address 0x00, 0x01	
6	Reserved	R/W	0	Reserved for factory use	
5	ADDR-ASCEND	R/W	1	Address Ascend	
				0: Descend – decrements address	
				while streaming	
				(address wrap from 0x0000 to	
				0x7FFF)	
				1: Ascend – increments address while	
				streaming (address wrap from 0x7FFF	
				to 0x0000)	
4	Reserved	R/W	1	Reserved for factory use	
3-0	Reserved	R/W	All zeros	Reserved for factory use	

#### Interface Configuration 1 Register (address = 0x01) [reset = 0x00]

Interface Configuration 1 (Interface Config 1) Register (R/W)

7	6	5	4	3	2	1	0
SINGLE-INSTR	Reserved	READBACK	Reserved				
R/W-0	R/W-0	R/W-0	R/W-All zeros				

#### Interface Config 1 Register Field Descriptions

Bit	Field	Туре	Reset	Description				
7	SINGLE-INSTR	R/W	0	Single instruction enable				
				0: streaming mode (default)				
				1: single instruction				
6	Reserved	R/W	0	Reserved for factory use				
5	READBACK	R/W	0	Read back				



				0: DAC read back from active
				registers (default)
				1: DAC read back from buffer
				registers
4-0	Reserved	R/W	All zeros	Reserved for factory use

### Device Configuration Register (address = 0x02) [reset = 0x03]

Device Configuration (Device Config) Register (R/W)

7	6	5	4	3	2	1	0
	POWER-MODE						
R/W-All Zeros							W-11

Device Config Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	Reserved	R/W	All zeros	Reserved for factory use
1-0	POWER-MODE	R/W	11	Mode:
				00: Normal operation – full power and
				full performance
				11: Power Down – lowest power, non-
				operational except SPI
				One time overwrite of the power-down
				registers (0xB2, 0xB3 and 0xB4)
				For normal operation, 0xB2, 0xB3 and
				0xB4 need to be set to power up
				corresponding functions.

## Device Identification: Address 0x03 - 0x0D

Chip Type Register (address = 0x03) [reset = 0x08]

Chip Type Register (R)									
7	6	5	4	3 2 1 0					
	Reserv		CHIP-TYPE						
	R-0x	0		R-0x8					
Chip Type Register Field Descriptions									
Bit	Field	Type	Reset	Reset					

		. , = -		
7-4	Reserved	R	0x0	Reserved for factory use
3-0	CHIP-TYPE	R	0x8	Identifies the device as a precision analog monitor and control

## Chip ID Low Byte Register (address = 0x04) [reset = 0x36]

Chip ID Low Byte Register (R)									
7	6	5	4	3	2	1	0		
	CHIPID-LOW								
			R-0x3	36					
		Chip ID	Low Byte Regis	ter Field Descript	ions				
Bit	Bit Field Type Reset Description								
7-0	7-0         CHIPID-LOW         R         0x36         Chip ID. Low byte								



## Chip ID High Byte Register (address = 0x05) [reset = 0x0C]

Chip ID High Byte Register (R)								
7	6 5 4 3 2 1 i					0		
CHIPID-HIGH								
			R-0>	(0C				
		Chip ID	High Byte Regi	ster Field Descrip	tions			
Bit	Bit Field Type Reset Description							
7-0	CHIPID-HIGH	R	0x0C	Chip ID.	Chip ID. High byte			

#### Version ID Register (address = 0x06) [reset = 0x01]

Version ID Register (R)									
7	6	6         5         4         3         2         1         0							
	VERSIONID								
			R-0x00						
		Vers	sion ID Register Fi	eld Description:	6				
Bit	Bit Field Type Reset Description								
7-0	7-0 VERSIONID R 0x01 TPA7836B version ID. Subject to change								

#### Manufacturer ID Low Byte Register (address = 0x0C) [reset = 0x51]

Manufacturer ID Low Byte Register (R)

7	6	5	4	3	2	1	0	
VENDORID-LOW								
	R-0x51							
Manufacturer ID Low Byte Register Field Descriptions								

Bit	Field	Туре	Reset	Description				
7-0	VENDORID-LOW	R	0x51	Manufacturer ID. Low byte				

#### Manufacturer ID High Byte Register (address = 0x0D) [reset = 0x04]

Manufacturer ID High Byte Register

7	6	5	4	3	2	1	0
VENDORID-HIGH							
R-0x04							
Manufacturer ID High Byte Register Field Descriptions							
		_					

Bit	Field	Туре	Reset	Description
7-0	VENDORID-HIGH	R	0x04	Manufacturer ID. High byte

## Register Update (Buffered Registers): Address 0x0F

### Register Update Register (address = 0x0F) [reset = 0x77]

Register Update Register (Self Clearing) [R/W]

7	6	5	4	3	2	1	0	
Reserved			ADC-UPDATE	Reserved			UPDATE	
R/W-All Zeros			R/W-0	R/W-All Zeros			R/W-0	
Register Update Register Field Descriptions								
Bit	Field	Type	Rese	et	E	escription		

7-5 Reserved R/W All zeros Reserved for factory use	Dit	Field	Type	Reset	Description
	7-5	Reserved	R/W	All zeros	Reserved for factory use



4	ADC-UPDATE	R/W	0	When set transfers the latest ADC and temperature
				conversion data to the ADC and Temperature Data registers.
				This function is needed when operating the ADC in auto-cycle
				mode
3-1	Reserved	R/W	All zeros	Reserved for factory use
0	DAC-UPDATE	R/W	0	DAC update (self-clearing)
				0: disabled
				1: enabled – transfers data from buffers to active registers
				(DAC registers only)

## General Device Configuration: Address 0x10 through 0x17

## ADC Configuration Register (address = 0x10) [reset = 0x00]

ADC Configuration Register (R/W)								
7	6	5	4	3	2	1	0	
CMODE	CONV-RATE[1:0]		ADC-REF-BUFF	Reserved				
R/W-0	R/W-00		R/W-0	R/W-All Zeros				
ADC Configuration Register Field Descriptions								

Bit	Field	Туре	Reset	Description			
7	CMODE	R/W	0	ADC Conversion Mode Bit. This bit selects the ADC			
				conversion mode.			
				0: Direct mode. The analog inputs specified in the ADC			
				channel registers are converted sequentially one time.			
				When one set of conversions is complete, the ADC is idle			
				and waits for a new trigger.			
				1: Auto mode. The analog inputs specified in the			
				channel registers are converted sequentially and			
				repeatedly. When one set of conversions is complete, the			
				ADC multiplexer returns to the first channel and repeats the			
				process. The ADC-UPDATE bit in register 0x0F must be			
				used to initiate the transfer of the latest conversion data to			
				the ADC Data registers.			
6-5	CONV-RATE[1:0]	R/W	00	ADC Conversion rate. See Table XX to configure this setting			
4	ADC-REF-BUFF	R/W	0	ADC Reference Buffer bit. This bit must be set to 1 after			
				device			
				power-up to enable the internal reference buffer driving the			
				ADC.			
				0: ADC reference buffer is disabled.			
				1: ADC reference buffer is enabled			
3-0	Reserved	R/W	All Zeros	Reserved for factory use			

ADC Sample time is related with selected channel

Table xx CONV-RATE	[1:0] Bit Configuration
	lingaration

CONV-RATE[1:0]	ADC Channel Sample Time (µs) (no matter
----------------	---



	unipolar or bipolar channel, N is selected channel number, temperature channel is		
	not included)		
00	N*15.5+(21-N)*0.5		
01	N*30+(21-N)*0.5		
10	N*45+(21-N)*0.5		
11	N*87+(21-N)*0.5		

## False Alarm Configuration Register (address = 0x11) [reset = 0x70]

#### False Alarm Configuration Register (R/W)

7	6	5	4	3	2	1	0
CH-FALR-CT[2:0]		TEMP-FALR-CT[1:0]		Reserved			
R/W-011		R/W–10		R/W-All zeros			

#### False Alarm Configuration Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	CH-FALR-CT[2:0]	R/W	011	False alarm protection for ADC channels. See Table 22 to
				Configure this bit.
4-3	TEMP-FALR-CT[1:0]	R/W	10	False alarm protection for temperature sensor. See Table 23
				to configure this bit.
2-0	Reserved	R/W	All zeros	Reserved for factory use

#### Table 22. CH-FALR-CT Bit Configuration

CH-FALR-CT	N Consecutive Samples Before Alarm is Set
000	1
001	2
010	4
011	8
100	16
101	32
110	64
111	128

#### Table 23. TEMP-FALR-CT Bit Configuration

TEMP-FALR-CT	N Consecutive Samples Before Alarm is Set
00	1
01	2
10	4
11	8

## GPIO Configuration Register (address = 0x12) [reset = 0x00]

GPIO Configuration Register (R/W)

7	6	5	4	3	2	1	0	
Reserved				EN-DAV	EN-ADCTRIG	EN-ALARMOUT	EN-ALARMIN	
R/W-All zeros			R/W-0	R/W-0	R/W-0	R/W-0		

GPIO Configuration Register Field Descriptions



Bit	Field	Туре	Reset	Description
7-4	Reserved	R/W	All zeros	Reserved for factory use
3	EN-DAV	R/W	0	DAV pin enable
				0:GPIO3 operation (default)
				1:DAV operation
2	EN-ADCTRIG	R/W	0	ADCTRIG pin enable
				0: GPIO2 operation (default)
				1: ADCTRIG operation
1	EN-ALARMOUT	R/W	0	ALARMOUT pin enable
				0: GPIO1 operation (default)
				1: ALARMOUT operation
0	EN-ALARMIN	R/W	0	ALARMIN pin enable
				0: GPIO0 operation (default)
				1: ALARMIN operation

### ADC MUX Configuration 0 Register (address = 0x13) [reset = 0x00]

#### ADC MUX Configuration 0 Register (R/W)

7	6	5	4	3	2	1	0
CH7	CH6	CH5	CH4	СНЗ	CH2	CH1	CH0
R/W-0							

#### ADC MUX Configuration 0 Register Field Descriptions

		9	3	•
Bit	Field	Туре	Reset	Description
7	CH7	R/W	0	When set to 1 the corresponding analog input
6	CH6	R/W	0	channel ADC_n is accessed during an ADC
5	CH5	R/W	0	conversion cycle.
4	CH4	R/W	0	When cleared to 0 the corresponding analog input
3	СНЗ	R/W	0	channel ADC_n is ignored during an ADC
2	CH2	R/W	0	conversion cycle.
1	CH1	R/W	0	Suggest to change the register when ADC is in Idle
0	CH0	R/W	0	mode.

### ADC MUX Configuration 1 Register (address = 0x14) [reset = 0x00]

ADC MUX Configuration	1	Register	(R/W	)
Abo Mox Conngulation		regiotor	(1) (1) (1)	1

7	6	5	4	3	2	1	0
CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8
R/W-0							

#### ADC MUX Configuration 1 Register Field Descriptions

Bit	Field	Туре	Reset	Description	
7	CH15	R/W	0	When set to 1 the corresponding analog input	
6	CH14	R/W	0	channel ADC_n is accessed during an ADC	
5	CH13	R/W	0	conversion cycle.	
4	CH12	R/W	0	When cleared to 0 the corresponding analog input	
3	CH11	R/W	0	channel ADC_n is ignored during an ADC conversion	
2	CH10	R/W	0	cycle.	
1	CH9	R/W	0	Suggest to change the register when ADC is in l	



Analog monitor control solution

0 CH8	R/W	0	mode.
-------	-----	---	-------

### ADC MUX Configuration 2 Register (address = 0x15) [reset = 0x00]

ADC MUX Co	nfiguration 2 Re	eaister (R/W)	
100 1001 00	ingulation 2 is		

7	6	5	4	3	2	1	0
Rese	erved	TEMP-CH	CH20	CH19	CH18	CH17	CH16
R/W-AI	l Zeros	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

ADC MUX Configuration 2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	Reserved	R/W	All Zeros	Reserved for factory use
5	TEMP-CH	R/W	0	When set to 1 the local temperature sensor is enabled for ADC conversion. When cleared to 0 the local temperature sensor is ignored
4	CH20	R/W	0	When set to 1 the corresponding analog input
3	CH19	R/W	0	channel ADC_n is accessed during an ADC
2	CH18	R/W	0	conversion cycle.
1	CH17	R/W	0	When cleared to 0 the corresponding input channel
0	CH16	R/W	0	ADC_n is ignored during an ADC conversion cycle.
				Suggest to change the register when ADC is in Idle
				mode.

## DAC Clear Enable 0 Register (address = 0x18) [reset = 0x00]

7	6	5	4	3	2	1	0
CLREN-B7	CLREN-B6	CLREN-B5	CLREN-B4	CLREN-A3	CLREN-A2	CLREN-A1	CLREN-A0
R/W-0							

DAC Clear Enable 0 Register Field Descriptions

				•
Bit	Field	Туре	Reset	Description
7	CLREN-B7	R/W	0	This register determines which DACs go into clear state
6	CLREN-B6	R/W	0	when a clear event is detected as configured in the
5	CLREN-B5	R/W	0	DAC-CLEAR5 SOURCE registers
4	CLREN-B4	R/W	0	If CLRENn = 1, DAC_n is forced into a clear state with
3	CLREN-A3	R/W	0	a clear event.
2	CLREN-A2	R/W	0	If CLRENn = 0, a clear event does not affect the state
1	CLREN-A1	R/W	0	of DAC_n.
0	CLREN-A0	R/W	0	

## DAC Clear Enable 1 Register (address = 0x19) [reset = 0x00]

DAC Clear Enable 1 Register (R/W)

/	6	5	4	3	2	1	0
CLREN-D15 C	CLREN-D14	CLREN-D13	CLREN-D12	CLREN-C11	CLREN-C10	CLREN-C9	CLREN-C8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

## DAC Clear Enable 1 Register Field Descriptions

Bit	Field	Туре	Reset	
7	CLREN-D15	R/W	0	This register determines which DACs go into clear state



#### Analog monitor control solution

6	CLREN-D14	R/W	0	when a clear event is detected as configured in the
5	CLREN-D13	R/W	0	DAC-CLEAR5 SOURCE registers
4	CLREN-D12	R/W	0	If CLRENn = 1, DAC_n is forced into a clear state with
3	CLREN-C11	R/W	0	a clear event.
2	CLREN-C10	R/W	0	If CLRENn = 0, a clear event does not affect the state
1	CLREN-C9	R/W	0	of DAC_n.
0	CLREN-C8	R/W	0	

## DAC Clear and ALARMOUT Source Select: Address 0x1A through 0x1D DAC Clear Source 0 Register (address = 0x1A) [reset = 0x00]

DAC Clear Source 0 Register (R/W)

7	6	5	4	3	2	1	0
Reserved		ADC20-ALR-	ADC19-ALR-	ADC18-ALR-	ADC17-ALR-	ADC16-ALR-	ADC15-ALR-
		CLR	CLR	CLR	CLR	CLR	CLR
R/W-All zeros		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

DAC Clear Source 0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	Reserved	R/W	All zeros	This register selects which alarm forces DACs into a
5	ADC20-ALR-CLR	R/W	0	clear state, regardless of which DAC operation mode is
4	ADC19-ALR-CLR	R/W	0	active, auto or manual. In order for DAC_n to go into
3	ADC18-ALR-CLR	R/W	0	clear mode, it must be enabled in the DAC Clear Enable
2	ADC17-ALR-CLR	R/W	0	registers
1	ADC16-ALR-CLR	R/W	0	
0	ADC15-ALR-CLR	R/W	0	

#### DAC Clear Source 1 Register (address = 0x1B) [reset = 0x00]

DAC Clear Source 1 Register (R/W)

7	6	5	4	3	2	1	0
Reserved			ALARMIN-ALR	THERM-ALR	LT-HIGH-ALR	LT-LOW-ALR	
R/W-All zeros			R/W-0	R/W-0	R/W-0	R/W-0	

DAC Clear Source 1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	Reserved	R/W	All zeros	Reserved for factory use
3	ALARMIN-ALR	R/W	0	This register selects which alarm forces DACs into a
2	THERM-ALR	R/W	0	clear state regardless of which DAC operation mode
1	LT-HIGH-ALR	R/W	0	is active, auto or manual. In order for DAC_n to go
0	LT-LOW-ALR	R/W	0	into clear mode, it must be enabled in the DAC Clear
				Enable registers

#### ALARMOUT Source 0 Register (address = 0x1c) [reset = 0x00]

ALARMOUT Source 0 Register (R/W)

7	7 6 5		4	3	2	1	0
Reserved		ADC20-ALR- OUT	ADC19-ALR- OUT	ADC18-ALR- OUT	ADC17-ALR- OUT	ADC16-ALR- OUT	
R/W-All zeros		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	

ALARMOUT Source 0 Register Field Descriptions



Bit	Field	Туре	Reset	Description
7-5	Reserved	R/W	All zeros	Reserved for factory use
4	ADC20-ALR- OUT	R/W	0	This register selects which alarms can activate the
3	ADC19-ALR- OUT	R/W	0	ALARMOUT pin. The ALARMOUT must be enabled
2	ADC18-ALR- OUT	R/W	0	for this function to take effect.
1	ADC17-ALR- OUT	R/W	0	
0	ADC16-ALR- OUT	R/W	0	

### ALARMOUT Source 1 Register (address = 0x1D) [reset = 0x00]

ALARMOUT Source 1 Register (R/W)

7	6	5	4	3	2	1	0
Reserved		ALARM-LATCH-DIS LRIN-ALR-OUT THERM-ALR-OUT		LT-HIGH-ALR- OUT	LT-LOW-ALR- OUT		
R/W-All zeros		R/W-0	R/W-0 R/W-0		R/W-0	R/W-0	

#### Bit Field Reset Description Туре R/W 7-5 Reserved All zeros Reserved for factory use 4 ALARM-LATCH-DIS R/W 0 Alarm latch disable bit. When cleared to 0 the alarm bits are latched. When an alarm occurs, the corresponding alarm bit is set to "1". The alarm bit remains until the error condition subsides and the alarm register is read. Before reading, the alarm bit is not cleared even if the alarm condition disappears. When set to 1 the alarm bits are not latched. When the alarm condition subsides, the alarm bits are cleared regardless of whether the alarm bits have been read or not. 3 R/W 0 This register selects which alarms can activate the LRIN-ALR-OUT ALARMOUT pin. The ALARMOUT must be enabled 2 THERM-ALR-OUT R/W 0 LT-HIGH-ALR- OUT R/W 0 for this function to take effect. 1 0 LT-LOW-ALR- OUT R/W 0

#### ALARMOUT Source 1 Register Field Descriptions

## DAC Range: Address 0x1E

### DAC Range Register 0 (address = 0x1E) [reset = 0x00]

DAC kange u Register(R/W)										
7	6	5	4	3		2 1 0				
Reserved	DAC-RANGEB[2:0]			Reserv	ved	DAC-RANGEA[2:0]				
R/W-0	R/W-All zeros			R/W-	0	R/W-All zeros				
		D	AC Range 0 Re	gister Field De	scriptions	i				
Bit	Field		Туре	Rese	et	Description				
7	Reserve	ed	R/W	0		Reserved for factory use				



6-4	DAC-RANGEB[2:0]	R/W	All zeros	DAC group B output voltage selection.
				Overrides output range set by the auto-range
				detection circuit. See DAC-RANGEx Bit
				Configuration to configure this setting.
3	Reserved	R/W	0	Reserved for factory use
2-0	DAC-RANGEA[2:0]	R/W	All zeros	DAC group B output voltage selection.
				Overrides output range set by the auto-range
				detection circuit. See DAC-RANGEx Bit
				Configuration to configure this setting.

DAC-RANGEx Bit Configuration

DAC-RANGEx[2:0]	DAC Group x Output Voltage Range			
0xx	Range set by auto-range detection circuit			
100	–10 to 0 V			
101	-5 to 0 V			
110	0 to 10 V			
111	0 to 5 V			

## DAC Range 1 Register (address = 0x1F) [reset = 0x00]

#### DAC Range 1 Register (R/W)

7	6	5	4	3	2	1	0
Reserved	DAC-RANGEB[2:0]			Reserved	DAC-RANGEA[2:0]		
R/W-0	R/W-All zeros			R/W-0		R/W-All zeros	

DAC Range 1 Register Field Descriptions

		9	9 1	
Bit	Field	Туре	Reset	Description
7	Reserved	R/W	0	Reserved for factory use
6-4	DAC-RANGEB[2:0]	R/W	All zeros	DAC group D output voltage selection. Overrides
				output range set by the auto-range detection
				circuit. See DAC-RANGEx Bit Configuration to
				configure this setting.
3	Reserved	R/W	0	Reserved for factory use
2-0	DAC-RANGEA[2:0]	R/W	All zeros	DAC group C output voltage selection.
				Overrides output range set by the auto-range
				detection circuit. See DAC-RANGEx Bit
				Configuration to configure this setting.

## ADC and Temperature Data: Address 0x20 through 0x4B

### ADCn-Data (Low Byte) Register (address = 0x20 through 0x49) [reset = 0x00]

ADCn-Data (Low Byte) Register (R)										
7	6	5	4	3	2	1	0			
	ADCn-DATA(7:0)									
	R- Maybe random data after POR, and will be correct after ADC conversion is done.									
ADCn-Data (Low Byte) Register Field Descriptions										
Bit	Field	Туре	Reset	Description						



Analog	monitor	control	solution
--------	---------	---------	----------

7-0 AD	Cn-DATA(7:0)	R	Random	Stores the 12-bit ADC_n conversion results in straight binary
				format for both types of inputs channels (unipolar and bipolar)

#### ADCn-Data (High Byte) Register (address = 0x20 through 0x49) [reset = 0x00]

ADCn-Data (High Byte) Re	egister (R)
--------------------------	-------------

7	6	5	4	3	2	1	0		
	Reser	ved		ADCn-DATA (11:8)					
R- Maybe random data after POR R- Maybe random data after POR									
	ADCn-Data (High Byte) Register Field Descriptions								
Bit	Field	Туре	Reset		De	escription			
7-4	Reserved	R	Random		Reserved for factory use				
3-0	ADCn-DATA (11:8)	R	Random	Stores th	e 12-bit ADC_n co	onversion results i	n straight binary		
				format for	both types of input	s channels (unipola	ar and bipolar).		

#### Temperature Data (Low Byte) Register (address = 0x4A) [reset = 0x00]

Ter	mperature Data (Lo	ow Byte) Register (	(R)	

7	6	5	4	3	2	1	0
			TEMP-D	ATA(7:0)			
	R- M	aybe random data	after POR, and wi	ll be correct after A	DC conversion is o	done.	

#### Temperature Data (Low Byte) Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	TEMP-DATA(7:0)	R	Random	Stores the temperature sensor reading in twos complement
				format

## Temperature Data (High Byte) Register (address = 0x4B) [reset = 0x00]

Temperature Data (High Byte) Register (R)

				0,,0			
7	6	5	4	3	2	1	0
	Res	erved			ADCn-DA	TA (11:8)	
	R-Ra	andom			R-Ra	ndom	
		Temperatu	ıre Data (High Byte	e) Register Field D	escriptions		

Bit	Field	Туре	Reset	Description
7-4	Reserved	R	Random	Reserved for factory use
3-0	TEMP-DATA(11:8)	R	Random	Stores the temperature sensor reading in twos complement
				format

## DAC Data: Address 0x50 through 0x6F

### DACn-Data (Low Byte) Register (address = 0x50 through 0x6F) [reset = 0x00]

DACn-Data (Low Byte) Register (R/W)

			•	, , ,	,		
7	6	5	4	3	2	1	0
			DACn-D/	ATA (7:0)			
			R/W-A	ll zeros			
		DACn-I	Data (Low Byte) R	egister Field Deso	criptions		
Bit	Field	Туре	Reset	t	D	escription	



#### Analog monitor control solution

7-0	DACn-DATA (7:0)	R/W	All zeros	Stores the 12-bit data to be loaded to the DAC_n latches in
				straight binary format. The straight binary format is used for all
				DAC ranges

#### DACn Data (High Byte) Register (address = 0x50 through 0x6F) [reset = 0x00]

DACn Data (High Byte) Register (R/W)

7	6	5	4	3	2	1	0
	Res	erved			DACn-DA	TA (11:8)	
	R-All	zeros			R/W-A	ll zeros	

DACn Data (High Byte) Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	Reserved	R/W	All zeros	Reserved for factory use
				Suggest to ignore read back value since it is not useful.
3-0	DACn-DATA (11:8)	R/W	All zeros	Stores the 12-bit data to be loaded to the DAC_n latches in
				straight binary format. The straight binary format is used for all
				DAC ranges

## Status Registers: Address 0x70 through 0x72

The TPA7836B device continuously monitors all general purpose analog inputs and local temperature sensor during normal operation. When any input is out of the specified range N consecutive times, the corresponding alarm bit is set (1). If the input returns to the normal range before N consecutive times, the corresponding alarm bit remains clear (0). This configuration avoids any false alarms. When an alarm status occurs, the corresponding alarm bit is set (1). When the corresponding bit in the ALARMOUT Source Registers is cleared (0), the ALARMOUT pin is latched.

Whenever an alarm status bit is set, it remains set until the event that caused it is resolved and its status register is read. Reading the Alarm Status Registers clears the alarm status bits. The alarm bit can only be cleared by reading its Alarm Status register after the event is resolved, or by hardware reset, software reset, or power-on reset. All alarm status bits are cleared when reading the Alarm Status registers, and all these bits are reasserted if the out-of-limit condition still exists after the next conversion cycle, unless otherwise noted

#### Alarm Status 0 Register (address = 0x70) [reset = 0x00]

			Alarm Status	0 Register (R)			
7	6	5	4	3	2	1	0
	Reserved		ADC20-ALR	ADC19-ALR	ADC18-ALR	ADC17-ALR	ADC16-ALR
	R-All zeros		R-0	R-0	R-0	R-0	R-0

Bit	Field	Туре	Reset	Description
7-5	Reserved	R	0	Reserved for factory use
4	ADC20-ALR	R	0	ADC20-ALR = 1 when ADC20 is out of the range defined by the corresponding
				threshold registers
				ADC20-ALR = 0 when the analog input is not out of the specified range
3	ADC19-ALR	R	0	ADC19-ALR = 1 when ADC19 is out of the range defined by the corresponding
				threshold registers
				ADC19-ALR = 0 when the analog input is not out of the specified range
2	ADC18-ALR	R	0	ADC18-ALR = 1 when ADC18 is out of the range defined by the corresponding
				threshold registers
				ADC18-ALR = 0 when the analog input is not out of the specified range
				•

Alarm Status 0 Register Field Descriptions



Analog monitor control soluti
-------------------------------

1	ADC17-ALR	R	0	ADC17-ALR = 1 when ADC17 is out of the range defined by the corresponding
				threshold registers
				ADC17-ALR = 0 when the analog input is not out of the specified range
0	ADC16-ALR	R	0	ADC16-ALR = 1 when ADC16 is out of the range defined by the corresponding
				threshold registers
				ADC16-ALR = 0 when the analog input is not out of the specified range

### Alarm Status 1 Register (address = 0x71) [reset = 0x00]

Alarm Status 1 Register (R)

7	6	5	4	3	2	1	0
	Res	erved		ALARMIN-ALR	THERM-ALR	LT-HIGH-ALR	LT-LOW-ALR
	R-AI	l zeros		R-0	R-0	R-0	R-0

#### Alarm Status 1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	Reserved	R	All zeros	Reserved for factory use
3	ALARMIN-ALR	R	0	The ALARMIN-ALR is set to 1 if the ALARMIN pin is enabled
				and set high.
2	THERM-ALR	R	0	Thermal alarm flag. When the die temperature is equal to or greater
				than +150°C, the bit is set (1) and the THERM-ALR flag activates.
				The on-chip temperature sensor (LT) monitors the die temperature. If
				LT is disabled, the THERM-ALR bit is always 0 The hysteresis of this
				alarm is 8°C.
1	LT-HIGH-ALR	R	0	LT-HIGH-ALR = 1 when the temperature sensor is out of the range
				defined by the upper threshold
0	LT-LOW-ALR	R	0	LT-LOW-ALR = 1 when the temperature sensor is out of the range
				defined by the lower threshold

### General Status Register (address = 0x72) [reset = 0x0C]

#### General Status Register (R)

7	6	5	4	3	2	1	0
AVSSD	AVSSC	AVSSB	AVSSA	ADC_IDLE	Reserved	GALR	DAVF
—	—		—	R-1	R-1	R-0	R-0

#### General Status Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	AVSSD			This bit is the auto-range detection output for DAC group D. This bit is set to
				1 when AVssd < AVsstH (-10- to 0-V output range), and 0 when Avssd >
				AVssTH (0- to 5-V output range).
6	AVSSC			This bit is the auto-range detection output for DAC group C. This bit is set to
				1 when AVssc < AVsstH (-10- to 0-V output range), and 0 when AVssc >
				AVssTH (0- to 5-V output range).
5	AVSSB			This bit is the auto-range detection output for DAC group B. This bit is set to
				1 when AVssb < AVssth (-10- to 0-V output range), and 0 when AVssb >
				AVssTH (0- to 5-V output range).
4	AVSSA			This bit is the auto-range detection output for DAC group A. This bit is set to
				1 when AVEE < AVSSTH (-10- to 0-V output range), and 0 when AVEE > AVSSTH
				(0- to 5-V output range).



3	ADC_IDLE	R	1	ADC Idle indicator. Auto mode: 1 by default; goes to 0 once the ADC is triggered and is running. Remains 0 until ADC is stopped, then ADC_IDLE returns to 1.
				Direct mode: 1 by default; goes to 0 once the ADC is triggered and direct
				conversions are running and returns to 1 when direct mode conversions are
				completed.
2	Reserved	R	1	Reserved for factory use
1	GALR	R	0	Global alarm bit.
				This bit is the OR function or all individual alarm bits of the status register.
				This bit is set to 1 when any alarm condition occurs and remains set until the
				status register is read. This bit is cleared after reading the Status Register
0	5.4.1.5		_	
	DAVE	R	0	ADC Data available flag bit. Direct mode only. Always cleared in Auto mode.
	DAVE	R	0	<ul><li>ADC Data available flag bit. Direct mode only. Always cleared in Auto mode.</li><li>0: ADC conversion is in progress or ADC is in Auto mode</li></ul>

## GPIO: Address 0x7A GPIO Register (address = 0x7A) [reset = 0xFF]

#### GPIO Register (R/W)

7	6	5	4	3	2	1	0
GPIO-7	GPIO-6	GPIO-5	GPIO-4	GPIO-3	GPIO-2	GPIO-1	GPIO-0
R/W-1							

#### **GPIO Register Field Descriptions**

Bit	Field	Туре	Reset	Description
7	GPIO-7	R/W	1	For write operation the GPIO pin operates as an
6	GPIO-6	R/W	1	output.
5	GPIO-5	R/W	1	Writing a 1 to the GPIO-n bit sets the GPIO-N pin to
4	GPIO-4	R/W	1	high impedance
3	GPIO-3	R/W	1	Writing a 0 sets the GPIO-n pin to logic low.
2	GPIO-2	R/W	1	For read operations the GPIO pin operates as an
1	GPIO-1	R/W	1	input.
0	GPIO-0	R/W	1	Read the GPIO-n bit to receive the status of the
				GPIO-n pin,
				The GPIO-n pin has 48-k $\Omega$ input impedance to IOV $\mbox{DD}$

## Out-Of-Range ADC Thresholds: Address 0x80 through 0x93

The unipolar analog inputs (LV\_ADC16 to LV\_ADC20) and the local temperature sensor implement an out-of range alarm function. The Upper-Thresh and Lower-Thresh registers define the upper bound and lower bounds for these inputs. This window determines whether the analog input or temperature is out-of-range. When the input is outside the window, the corresponding CH-ALR-n bit in the Status Register is set to 1. For normal operation, the value of the upper threshold must be greater than the value of lower threshold; otherwise, an alarm is always indicated. The analog input threshold values are specified in straight binary format while the local temperature ones are specified in two's complement format

## ADCn-Upper-Thresh (Low Byte) Register (address = 0x80 through 0x93) [reset = 0xFF]

ADCn-Upper-Thresh (Low Byte) Register (R/W)



Analog monitor control solution

7	6	5	5	4	3	2	1	0		
THRUn(7:0)										
R/W-All ones										
		A	Cn-Uppe	r-Thresh (Low By	te) Register Field D	Descriptions				
Bit Field Type Reset Description										
7-0	THRUn(7:0)	R/W	All one	es Sets 12-b	it upper threshold	value for the ADC_	n channel in straig	ht binary format.		
DCn-Upper-Thresh (High Byte) Register (address = 0x80 through 0x93) [reset = 0x0F]										
			ADCn	-Upper-Thresh (H	igh Byte) Register	(R/W)				
7	6	5	5	4	3	2	1	0		
		reserved				THRU	n(11:8)			
	R/	W-All zeros				R/W	-0xF			
		AD	Cn-Uppe	r-Thresh (High By	rte) Register Field [	Descriptions				
Bit	Field	Туре	Res	et		Description				
7-4	Reserved	R/W	All ze	eros		Reserved for facto	ry use.			
3-0	THRUn(11:8)	R/W	0xI	F Sets 12-b	it upper threshold	value for the ADC_	n channel in straig	ht binary format.		
DCn-I ow	er-Thresh (I c	w Ryte) Re	aister	(address = 0x	80 through 0x	93) [reset = 0x	·0011			

ADCn-Lower-Thresh (Low Byte) Register (R/W)

7	6	5	4	3	2	1	0			
	THRLn(7:0)									
R/W-All zeros										

ADCn-Lower-Thresh (Low Byte) Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	THRLn(7:0)	R/W	All ones	Sets 12-bit lower threshold value for the ADC_n channel in straight binary format.

ADCn-Lower-Thresh (High Byte) Register (address = 0x80 through 0x93) [reset = 0x00]

ADCn-Lower-Thresh (High Byte) Register (R/W)

7	6	5	4	3	2	1	0
	rese	rved			THRL	า(11:8)	
	R/W-A	ll zeros			R/W-A	II zeros	

ADCn-Lower-Thresh (High Byte) Register Field Descriptions Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	Reserved	R/W	All zeros	Reserved for factory use.
3-0	THRLn(11:8)	R/W	All zeros	Sets 12-bit lower threshold value for the ADC_n channel in straight binary format.

LT-Upper-Thresh (Low Byte) Register (address = 0x94) [reset = 0xFF]

LT-Upper-Thresh (Low Byte) Register (R/W)

	7		6	5		4	3	2	1	0
						THRU-	LT(7:0)			
	R/W-All ones									
	LT-Upper-Thresh (Low Byte) Register Field Descriptions									
Bit	Bit Field Type Reset Description									
7-0	THRU-LT	(7:0)	R/W	All ones	Sets	12-bit upper thres	hold value for the	local temperature s	ensor in two's con	plement format

LT-Upper-Thresh (High Byte) Register (address = 0x95) [reset = 0x04]

LT-Upper-Thresh (High Byte) Register (R/W)

		7	6	5	4	3	2	1	0
--	--	---	---	---	---	---	---	---	---



		Reserved		THRU-LT(11:8)		
	R	/W-All zer	os	R/W-0x4		
			LT-Uppe	er-Thresh (High Byte) Register Field Descriptions		
Bit	Field	Туре	Reset	Description		
7-4	Reserved	R/W	All zeros	Reserved for factory use.		
3-0	THRU-LT(11:8)	R/W	0x4	Sets 12-bit upper threshold value for the local temperature sensor in two's complement		
				format		

#### LT-Lower-Thresh (Low Byte) Register (address = 0x96) [reset = 0x00]

IT Lower Threeh	(Low Dute	) Degister	
LI-LOWEI-IIIIeSII	(LOW Dyte	e) Register (	(K/VV)

7	6	5	4	3	2	1	0		
THRL-LT(7:0)									
R/W- All zeros									
	I T-I ower-Thresh (I ow Byte) Register Field Descriptions								

Bit	Field	Туре	Reset	Description
7-0	THRL-LT(7:0)	R/W	All zeros	Sets 12-bit lower threshold value for the local temperature sensor in two's complement format

#### LT-Lower-Thresh (High Byte) Register (address = 0x97) [reset = 0x0B]

LT-Lower-Thresh (High Byte) Register (R/W)

7	6	5	4	3	2	1	0	
	Rese	erved		THRL-LT(11:8)				
	R/W-A	Il zeros			R/W	-0xB		

#### LT-Lower-Thresh (High Byte) Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	Reserved	R/W	All zeros	Reserved for factory use.
3-0	THRL-LT(11:8)	R/W	0xB	Sets 12-bit lower threshold value for the local temperature sensor in two's complement
				format

## Alarm Hysteresis Configuration: Address 0xA0 and 0xA5

The hysteresis registers define the hysteresis in the out-of-range alarms.

#### ADCn-Hysteresis Register (address = 0xA0 through 0xA4) [reset = 0x08]

	ADUN-Hysteresis Register (R/W)									
7	6	6         5         4         3         2         1         0								
Reserved		HYSTn(6:0)								
R/W-0		R/W-0x08								
ADCn-Hysteresis Register Field Descriptions										

Bit	Field	Туре	Reset	Description
7	Reserved	R/W	0	Reserved for factory use.
6-0	HYSTn(6:0)	R/W	0x08	Hysteresis of general purpose ADC_n, 1 LSB per step

## LT-Hysteresis Register (address = 0xA5) [reset = 0x08]

			LT-Hysteresis	Register (R/W)				
7	6	5	4	3	2	1	0	
	Reserved		HYST-LT(4:0)					
	R/W-All zeros		R/W-0x08					
			•					

LT-Hysteresis Register Field Descriptions



Bit	Field	Туре	Reset	Description		
7-5	Reserved	R/W	All zeros	Reserved for factory use		
4-0	HYST-LT(4:0)	R/W	0x08	Hysteresis of local temperature sensor, 1°C per step.		
				The range is 0°C to 31°C.		

## Clear and Power-Down Registers: Address 0xB0 through 0XB4

## DAC Clear 0 Register (address = 0xB0) [reset = 0x00]

DAC Clear 0 Register (R/W)

7	6	5	4	3	2	1	0
CLR-B7	CLR-B6	CLR-B5	CLR-B4	CLR-A3	CLR-A2	CLR-A1	CLR-A0
R/W-0							

DAC Clear 0 Register Fie	eld Descriptions
--------------------------	------------------

Bit	Field	Туре	Reset	Description
7	CLR-B7	R/W	0	This register uses software to force the DAC into a clear state.
6	CLR-B6	R/W	0	If CLRn = 1, DAC_n is forced into a clear state.
5	CLR-B5	R/W	0	If CLRn = 0, DAC_n is restored to normal operation.
4	CLR-B4	R/W	0	
3	CLR-A3	R/W	0	
2	CLR-A2	R/W	0	
1	CLR-A1	R/W	0	
0	CLR-A0	R/W	0	

### DAC Clear 1 Register (address = 0xB1) [reset = 0x00]

DAC Clear 1 Register (R/W)										
7 6 5 4 3 2 1 0										
CLR-D15	CLR-D14	CLR-D13	CLR-D12	CLR-C11	CLR-C10	CLR-C9	CLR-C8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			

	DAC Clear 1 Register Field Descriptions										
Bit	Field	Туре	Reset	Description							
7	CLR-D15	R/W	0	This register uses software to force the DAC into a clear state.							
6	CLR-D14	R/W	0	If CLRn = 1, DAC_n is forced into a clear state.							
5	CLR-D13	R/W	0	If CLRn = 0, DAC_n is restored to normal operation.							
4	CLR-D12	R/W	0								
3	CLR-C11	R/W	0								
2	CLR-C10	R/W	0								
1	CLR-C9	R/W	0								
0	CLR-C8	R/W	0								

Power-Down 0 Register (address = 0xB2) [reset = 0x00]

#### Power-Down 0 Register (R/W)

7	6	5	4	3	2	1	0
PDAC-B7	PDAC-B6	PDAC-B5	PDAC-B4	PDAC-A3	PDAC-A2	PDAC-A1	PDAC-A0
R/W-0							

Power-Down 0 Register Field Descriptions										
Field	Туре	Reset	Description							
PDAC-B7	R/W	0	After power-on or reset, all bits in the power-down register are cleared to							

Bit 7



#### Analog monitor control solution

6	PDAC-B6	R/W	0	0,
5	PDAC-B5	R/W	0	do
4	PDAC-B4	R/W	0	TF
3	PDAC-A3	R/W	0	be
2	PDAC-A2	R/W	0	ina
1	PDAC-A1	R/W	0	in
0	PDAC-A0	R/W	0	re
				Su

0, and all the components controlled by this register are either powereddown or off. The power-down register allows the host to manage the TPA7836B power dissipation. When not required, any of the DACs can be put into clamp mode and the ADC and internal reference into an inactive low-power mode to reduce current drain from the supply. The bits in the power-down register control this power-down function. Set the respective bit to 1 to activate the corresponding function.

Suggest to enable DAC after Reference is enabled (PREF=1).

#### Power-Down 1 Register (address = 0xB3) [reset = 0x00]

	Power-Down 1 Register (R/W)										
7 6 5 4 3 2 1 0											
PDAC-D15	PDAC-D14	PDAC-D13	PDAC-D12	PDAC-C11	PDAC-C10	PDAC-C9	PDAC-C8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				

Power-Down 1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	PDAC-D15	R/W	0	After power-on or reset, all bits in the power-down register are cleared to
6	PDAC-D14	R/W	0	0, and all the components controlled by this register are either powered-
5	PDAC-D13	R/W	0	down or off. The power-down register allows the host to manage the
4	PDAC-D12	R/W	0	TPA7836B power dissipation. When not required, any of the DACs can
3	PDAC-C11	R/W	0	be put into clamp mode and the ADC and internal reference into an
2	PDAC-C10	R/W	0	inactive low-power mode to reduce current drain from the supply. The bits
1	PDAC-C9	R/W	0	in the power-down register control this power-down function. Set the
0	PDAC-C8	R/W	0	respective bit to 1 to activate the corresponding function.
				Suggest to enable DAC after Reference is enabled (PREF=1).

#### Power-Down 2 Register (address = 0xB4) [reset = 0x00]

Power-Down 2 Register (R/W)

7	6	5	4	3	2	1	0
	PREF	PADC					
	R/W-0	R/W-0					

Power-Down 2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	Reserved	R/W	All zeros	Reserved for factory use.
1	PREF	R/W	0	After power-on or reset, all bits in the power-down register are
0	PADC	R/W	0	cleared to 0, and all the components controlled by this register
				are either powered-down or off. The power-down register
				allows the host to manage the TPA7836B power dissipation.
				When not required, any of the DACs can be put into clamp
				mode and the ADC and internal reference into an inactive low-
				power mode to reduce current drain from the supply. The bits
				in the power-down register control this power-down function.
				Set the respective bit to 1 to activate the corresponding function

## ADC Trigger: Address 0xC0

ADC Trigger Register (address = 0xC0) [reset = 0x00]



ICONV

0

#### Analog monitor control solution

Internal ADC conversion bit. Set this bit to 1 to start the ADC conversion

internally. The bit is automatically cleared to 0 after the ADC conversion starts.

	ADC Trigger Register (R/W)							
7	6	6 5 4 3 2 1						
Reserved							ICONV	
R/W-All zeros R/W-C						R/W-0		
	ADC Trigger Register Field Descriptions							
Bit	Bit Field Type Reset Description							
7-1	Reserved R/W All zeros Reserved for factory use							

0

R/W

www.3	peakic.com.cn	



## 8 Mechanical, Packaging, and Orderable Information



		SYMBOL	MIN	NOM	MAX
TOTAL THICKNESS	A			1.2	
STAND OFF	A1	0.05		0.15	
MOLD THICKNESS		A2	0.95		1.05
LEAD WIDTH(PLATING)		b	0.17	0.22	0.27
LEAD WIDTH		b1	0.17	0.2	0.23
L/F THICKNESS(PLATIN	NG)	с	0.09		0.2
L/F THICKNESS		c1	0.09		0.16
	Х	D		12 BSC	
	Y	E		12 BSC	
BODY SIZE	Х	D1	10 BSC		
BODT SIZE	Y	E1	10 BSC		
LEAD PITCH		е	0.5 BSC		
		L	0.45	0.6	0.75
FOOTPRINT		L1	1 REF		
		θ	0*	3.5*	7'
		01	0*		
		02	11"	12'	13
		03	11'	12'	13*
		R1	0.08		
		R2	0.08		0.2
		S	0.2		
EP SIZE	Х	М	6.4	6.5	6.6
LI JIZE	Y	N	6.4	6.5	6.6
PACKAGE EDGE TOLER	000	0.2			
LEAD EDGE TOLERANC	bbb	0.2			
COPLANARITY	CCC	0.08			
LEAD OFFSET	ddd	0.08			
MOLD FLATNESS	eee	0.05			

------



#### TQFP EP 64





SECTION A-A



BASE METAL

	<b>D</b> 1						
Symbol	Dimension in mm			Dimer	inch		
-)	Min	Nom	Max	Min	Nom	Max	
Α	—	—	1.20	—	—	0.047	
A1	0.025	_	0.127	0.001	_	0.005	
A2	0.95	1.00	1.05	0.037	0.039	0.041	
b	0.17	0.22	0.27	0.007	0.009	0.011	
bı	0.17	0.20	0.23	0.007	0.008	0.009	
С	0.09	0.14	0.20	0.004	0.006	0.008	
C 1	0.09	0.12	0.16	0.004	0.005	0.006	
D	11.85	12.00	12.15	0.467	0.472	0.478	
Dı	9.90	10.00	10.10	0.390	0.394	0.398	
Е	11.85	12.00	12.15	0.467	0.472	0.478	
E1	9.90	10.00	10.10	0.390	0.394	0.398	
e	0.50 BSC			0.020 BSC			
L	0.45	0.60	0.75	0.018	0.024	0.030	
Lı	1.	00 RE	F	0.039 REF			
Rı	0.08	_	—	0.003	_	—	
R₂	0.08	—	0.20	0.003	—	800.0	
S	0.20	—	—	0.008	—	—	
θ	0*	3.5*	7*	0°	3.5*	7'	
θı	0°	_	—	0*		—	
θ₂	11°	12*	13°	11*	12*	13°	
θ3	11*	12	13*	11*	12*	13*	
aaa	0.20			0.008			
bbb	0.20			0.008			
ccc	0.08			0.003			
ddd	0.08			0.003			

NOTE :

- $\bigtriangleup$  to be determined at seating plane  $\fbox$  .
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. D1 AND E1 ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.
- ▲ DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.
  ▲ EXACT SHAPE OF EACH CORNER IS OPTIONAL.
- ▲ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 mm AND 0.25 mm FROM THE LEAD TIP.
- A A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
- 7. CONTROLLING DIMENSION : MILLIMETER.
- 8. REFERENCE DOCUMENT : JEDEC MS-026
- 9. SPECIAL CHARACTERISTICS C CLASS: ccc

SECTION B-B

bı 🖄



# **Revision history:**

Version	Date	Note
A.1	2020/12/15	
A.2	2020/01/12	Add second package POD, and revise mark.
A.3	2020/04/26	Add Typical Characteristics waveform.
A.4	2021/10/8	Correct inconsistent descriptions of 0x95 and 0x97 default value.
A.5	2021/11/18	Correct description of DAC registers, and add introduction of 0x02 register power mode registers to remind 0xB2~0xB4 operations.
A.6	2022/3/25	Update description of registers with 0x77 value.