

## Features

- Senses Bus Voltages from 0 V to 36 V
- High-Side or Low-Side Sensing
- Reports Current, Voltage, and Power
- High Accuracy
- Configurable Averaging Options
- 16 Programmable Addresses
- Operates from 2.7-V to 5.5-V Power Supply
- MSOP10 Package

## Applications


- Power management
- Servers
- Telecom Equipment
- Computing
- Test Equipment

## Description

The TPA626 is a current and power monitor, with I<sup>2</sup>C or SMBUS-compatible interface. The device monitors both a shunt voltage drop and a bus supply voltage. The common-mode input voltage of the TPA626 can vary from 0 V to 36 V.

The TPA626 features up to 16 programmable addresses on the I<sup>2</sup>C-compatible interface.

## Typical Application Circuit




## Table of Contents

<b>Features</b> .....	<b>1</b>
<b>Applications</b> .....	<b>1</b>
<b>Description</b> .....	<b>1</b>
<b>Typical Application Circuit</b> .....	<b>1</b>
<b>Revision History</b> .....	<b>3</b>
<b>Pin Configuration and Functions</b> .....	<b>4</b>
<b>Specifications</b> .....	<b>5</b>
Absolute Maximum Ratings <sup>(1)</sup> .....	5
ESD, Electrostatic Discharge Protection.....	5
Recommended Operating Conditions.....	5
Thermal Information.....	6
Electrical Characteristics.....	7
Typical Performance Characteristics.....	9
<b>Detailed Description</b> .....	<b>11</b>
Overview.....	11
Detailed Description.....	17
<b>Tape and Reel Information</b> .....	<b>18</b>
<b>Package Outline Dimensions</b> .....	<b>19</b>
MSOP10.....	19
<b>Order Information</b> .....	<b>20</b>
<b>IMPORTANT NOTICE AND DISCLAIMER</b> .....	<b>21</b>

## Revision History

Date	Revision	Notes
2019-09-06	Rev.A.1	The first version.
2019-11-23	Rev.A.2	Added the maximum limit of the bias current $I_B$ . Added the shunt and bus linearity parameters. Corrected the register bit number typos in Table 7.
2020-09-04	Rev.A.3	Added a notice for no requirements of the power-up sequence.
2020-09-11	Rev.A.4	Updated the register explanations.
2021-05-25	Rev.A.5	Updated the diagrams.
2021-12-08	Rev.A.6	Updated Recommended Operating Conditions.
2022-12	Rev.A.7	Updated Application Information.
2024-12	Rev.A.8	Updated to a new datasheet format. Added Operating Temperature Range in the Order Information. Updated the Package Outline Dimensions.

## Pin Configuration and Functions



**Table 1. Pin Functions**

Pin No.	Name	I/O	Description
2	A0	Digital I	Address pin. Connected to GND, SCL, SDA, or VS.
1	A1	Digital I	Address pin. Connected to GND, SCL, SDA, or VS.
3	Alert	Digital O	Multi-functional alert, open-drain output.
7	GND	Analog	Ground.
10	IN+	Analog I	Connected to the supply side of the shunt resistor.
9	IN-	Analog I	Connected to the load side of the shunt resistor.
5	SCL	Digital I	Serial bus clock line, open-drain input.
4	SDA	Digital I/O	Serial bus data line, open-drain input/output.
8	VBUS	Analog I	Bus voltage input.
6	VS	Analog	Power supply, 2.7 V to 5.5 V.

## Specifications

### Absolute Maximum Ratings <sup>(1)</sup>

Parameter		Min	Max	Unit
V <sub>VS</sub>	Supply Voltage		6	V
Analog Inputs, IN+, IN-	Differential Mode (V <sub>IN+</sub> - V <sub>IN-</sub> ) <sup>(2)</sup>	-40	40	V
	Common Mode (V <sub>IN+</sub> + V <sub>IN-</sub> ) / 2	-0.3	40	V
V <sub>VBUS</sub>		-0.3	40	V
V <sub>SDA</sub>		GND - 0.3	6	V
V <sub>SCL</sub>		GND - 0.3	V <sub>VS</sub> + 0.3	V
I <sub>IN</sub>	Input Current into any Pin		5	mA
I <sub>OUT</sub>	Open-Drain Digital Output Current		10	mA
T <sub>J</sub>	Maximum Junction Temperature		150	°C
T <sub>STG</sub>	Storage Temperature Range	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) IN+ and IN- may have a differential voltage between -40 V and 40 V. However, the voltage at these pins must not exceed the range from -0.3 V to 40 V.

### ESD, Electrostatic Discharge Protection

Symbol	Parameter	Condition	Minimum Level	Unit
HBM	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JESD22-C101 <sup>(2)</sup>	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### Recommended Operating Conditions

Parameter		Min	Typ	Max	Unit
V <sub>CM</sub>	Common-Mode Input Voltage		12		V
V <sub>VS</sub>	Operating Supply Voltage		3.3		V
T <sub>A</sub>	Operating Free-Air Temperature	-40		125	°C

**Thermal Information**

Package Type	$\theta_{JA}$	$\theta_{JC}$	Unit
MSOP10	171	42.9	°C/W

**Bi-Directional Current and Power Monitor**
**Electrical Characteristics**

All test conditions:  $V_{VS} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $V_{IN+} = 12\text{ V}$ ,  $V_{SENSE} = (V_{IN+} - V_{IN-}) = 0\text{ mV}$ ,  $V_{VBUS} = 12\text{ V}$ , unless otherwise noted.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Input</b>						
	Shunt Voltage Input Range		-81.917 5		81.92	mV
	Bus Voltage Input Range <sup>(1)</sup>		0		36	V
CMRR	Common-Mode Rejection	$0\text{ V} \leq V_{IN+} \leq 36\text{ V}$	120	140		dB
$V_{OS}$	Shunt Offset Voltage, RTI <sup>(2)</sup>			$\pm 2.5$	$\pm 30$	$\mu\text{V}$
	Shunt Offset Voltage, RTI <sup>(2)</sup> vs. Temperature	$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		0.15		$\mu\text{V}/^\circ\text{C}$
PSRR	Shunt Offset Voltage, RTI <sup>(2)</sup> vs. Power Supply	$2.7\text{ V} \leq V_S \leq 5.5\text{ V}$		5		$\mu\text{V}/\text{V}$
$V_{OS}$	Bus Offset Voltage, RTI <sup>(2)</sup>			$\pm 10$	$\pm 20$	mV
	Bus Offset Voltage, RTI <sup>(2)</sup> vs. Temperature	$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		60		$\mu\text{V}/^\circ\text{C}$
PSRR	Bus Offset Voltage, RTI <sup>(2)</sup> vs. Power Supply			1		mV/V
$I_B$	Input Bias Current				10	$\mu\text{A}$
	VBUS Input Impedance			830		k $\Omega$
	Input Leakage <sup>(3)</sup>	(IN+) + (IN-), Power-down Mode		1		$\mu\text{A}$
<b>DC Accuracy</b>						
	ADC Native Resolution			16		Bits
	1-LSB Step Size	Shunt Voltage		2.5		$\mu\text{V}$
		Bus Voltage		1.25		mV
	Shunt Voltage Gain Error			0.02%	0.4%	
	Shunt Voltage Gain Error vs. Temperature	$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		50		ppm/ $^\circ\text{C}$
	Shunt Voltage Linearity				0.5%	
	Bus Voltage Gain Error			0.02%	0.4%	
	Bus Voltage Gain Error vs. Temperature	$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		50		ppm/ $^\circ\text{C}$
	Bus Voltage Linearity				0.5%	
$t_{CT}$	ADC Conversion Time	CT bit = 000		66		$\mu\text{s}$
		CT bit = 001		134		$\mu\text{s}$
		CT bit = 010		269		$\mu\text{s}$
		CT bit = 011		542		$\mu\text{s}$
		CT bit = 100		1085		$\mu\text{s}$

**Bi-Directional Current and Power Monitor**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
		CT bit = 101		2170		μs
		CT bit = 110		4341		μs
		CT bit = 111		8682		μs
<b>SMBus</b>						
	SMBus Timeout <sup>(4)</sup>			28		ms
<b>Digital Input/Output</b>						
	Input Capacitance			3		pF
	Leakage Input Current	$0\text{ V} \leq V_{SCL} \leq V_{VS}$		0.1		μA
		$0\text{ V} \leq V_{SDA} \leq V_{VS}$		0.1		μA
		$0\text{ V} \leq V_{Alert} \leq V_{VS}$		0.1		μA
		$0\text{ V} \leq V_{A0} \leq V_{VS}$		0.1		μA
		$0\text{ V} \leq V_{A1} \leq V_{VS}$		0.1		μA
V <sup>I</sup> <sub>H</sub>	High-Level Input Voltage		0.7 × V <sub>VS</sub>			V
V <sub>IL</sub>	Low-Level Input Voltage				0.3 × V <sub>VS</sub>	V
V <sub>OL</sub>	Low-Level Output Voltage, SDA, Alert		0		0.4	V
	Hysteresis			150		mV
<b>Power Supply</b>						
	Operating Supply Range		2.7		5.5	V
I <sub>Q</sub>	Quiescent Current			1100		μA
	Quiescent Current, Power-down (Shutdown) Mode			8		μA
V <sub>POR</sub>	Power-on Reset Threshold			2.2		V

(1) While the input range is 36 V, the full-scale range of the ADC scaling is 40.96 V.

(2) RTI = referred-to-input.

(3) The input leakage is positive (current flowing into the pin) for the conditions shown at the top of this table. Negative leakage currents can occur under different input conditions.

(4) The SMBus timeout in the TPA626 resets the interface any time SCL is low for more than 28 ms.

(5) Test Levels:

1. Tested at final test. Over temperature limits are set by the characterization and simulation.
2. Set by characterization and simulation.
3. Typical value only for information, provided by design simulation.

Typical Performance Characteristics

All test conditions:  $V_{VS} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $V_{IN+} = 12\text{ V}$ ,  $V_{SENSE} = (V_{IN+} - V_{IN-}) = 0\text{ mV}$ ,  $V_{VBUS} = 12\text{ V}$ , unless otherwise noted.




Figure 1.




Figure 2.




Figure 3.




Figure 4.




Figure 5.








Figure 6.


**Figure 7.**

**Figure 8.**

**Figure 9.**

**Figure 10.**

## Detailed Description

### Overview

The TPA626 is a digital current sense amplifier with an I<sup>2</sup>C- and an SMBus-compatible interface. It performs two measurements on the power-supply bus. The differential shunt voltage created by the load current flowing through a shunt resistor is measured at the IN+ and IN- pins. And the power supply bus voltage is measured at the VBUS pin.

There is no special requirement for the power supply sequencing, since the power supply and input voltages are independent of each other.

### Programming

[Table 2](#) lists the steps for configuring, measuring, and calculating the values for current and power for this device.

**Table 2. Calculating Current and Power**

Step	Register Name	Address	Contents	DEC	LSB	Value
Step 1	Configuration Register	00h	4127h			
Step 2	Shunt Register	01h	1F40h	8000	2.5 $\mu$ V	20 mV
Step 3	Bus Voltage Register	02h	2570h	9584	1.25 mV	11.98 V
Step 4	Calibration Register	05h	A00h	2560		
Step 5	Current Register	04h	2710	10000	1 mA	10 A
Step 6	Power Register	03h	12B8h	4792	25 mW	119.82 W

### I<sup>2</sup>C Address

The device has two address pins, A0 and A1. The device samples the state of the pins A0 and A1 on every bus communication. [Table 3](#) lists the pin logic levels for each of the 16 possible addresses.

**Table 3. Address Pins and Slave Addresses**

A1	A0	Slave Address
GND	GND	1000000
GND	VS	1000001
GND	SDA	1000010
GND	SCL	1000011
VS	GND	1000100
VS	VS	1000101
VS	SDA	1000110
VS	SCL	1000111
SDA	GND	1001000
SDA	VS	1001001
SDA	SDA	1001010
SDA	SCL	1001011
SCL	GND	1001100
SCL	VS	1001101

**Bi-Directional Current and Power Monitor**

A1	A0	Slave Address
SCL	SDA	1001110
SCL	SCL	1001111

**Register Map**
**Table 4. Register Set Summary**

Pointer Address Hex	Register Name	Function	Power-on Reset		Type <sup>(1)</sup>
			Binary	Hex	
00h	Configuration Register	All-register reset, shunt voltage and bus voltage ADC conversion times and averaging, operating mode.	01000001 00100111	4127	R/W
01h	Shunt Voltage Register	Shunt voltage measurement data.	00000000 00000000	0000	R
02h	Bus Voltage Register	Bus voltage measurement data.	00000000 00000000	0000	R
03h	Power Register <sup>(2)</sup>	Contains the value of the calculated power being delivered to the load.	00000000 00000000	0000	R
04h	Current Register <sup>(2)</sup>	Contains the value of the calculated current flowing through the shunt resistor.	00000000 00000000	0000	R
05h	Calibration Register	Sets full-scale range and LSB of current and power measurements. Overall system calibration.	00000000 00000000	0000	R/W
06h	Mask/Enable Register	Alert configuration and Conversion Ready flag.	00000000 00000000	0000	R/W
07h	Alert Limit Register	Contains the limit value to compare to the selected Alert function.	00000000 00000000	0000	R/W
FEh	Manufacturer ID Register	Contains unique manufacturer identification number.	010101000100100 1	5549	R
FFh	Die ID Register	Contains unique die identification number.	001000100110000 0	2260	R

**Table 5. Configuration Register (00h) (Read/Write) Descriptions**

Bit No.	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	RST	—	—	—	AVG 2	AVG 1	AVG 0	VBU SCT2	VBU SCT1	VBU SCT0	VSH CT2	VSH CT1	VSH CT0	MOD E3	MOD E2	MOD E1

**Bi-Directional Current and Power Monitor**

Bit No.	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Por Value	0	1	0	0	0	0	0	1	0	0	1	0	0	1	1	1

**Table 6. AVG Bit Settings [11:9] Combinations**

AVG2 D11	AVG1 D10	AVG0 D9	Number of Averages <sup>(1)</sup>
0	0	0	1
0	0	1	4
0	1	0	16
0	1	1	64
1	0	0	128
1	0	1	256
1	1	0	512
1	1	1	1024

(1) Shaded values are default.

**Table 7. VBUSCT Bit Settings [8:6] Combinations**

VBUSCT2 D8	VBUSCT1 D7	VBUSCT0 D6	Conversion Time (μS)
0	0	0	66
0	0	1	134
0	1	0	269
0	1	1	542
1	0	0	1085
1	0	1	2170
1	1	0	4341
1	1	1	8682

**Table 8. VSHCT Bit Settings [5:3] Combinations**

VSHCT2 D5	VSHCT1 D4	VSHCT0 D3	Conversion Time <sup>(1)</sup>
0	0	0	66
0	0	1	134
0	1	0	269
0	1	1	542
1	0	0	1085
1	0	1	2170
1	1	0	4341
1	1	1	8682

**Bi-Directional Current and Power Monitor**
**Table 9. Mode Settings [2:0] Combinations**

Mode3 D2	Mode2 D1	Mode1 D0	Mode <sup>(1)</sup>
0	0	0	Power-Down (or Shutdown)
0	0	1	Shunt Voltage, Triggered
0	1	0	Bus Voltage, Triggered
0	1	1	Shunt and Bus, Triggered
1	0	0	Power-Down (or Shutdown)
1	0	1	Shunt Voltage, Continuous
1	1	0	Bus Voltage, Continuous
1	1	1	Shunt and Bus, Continuous

**Table 10. Shunt Voltage Register (01h) (Read-Only) Description**

Bit #	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	SIGN	SD14	SD13	SD12	SD11	SD10	SD9	SD8	SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0
Por Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Table 11. Bus Voltage Register (02h) (Read-Only) Description**

Bit #	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	—	BD14	BD13	BD12	BD11	BD10	BD9	BD8	BD7	BD6	BD5	BD4	BD3	BD2	BD1	BD0
Por Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Table 12. Power Register (03h) (Read-Only) Description**

Bit #	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	PD15	PD14	PD13	PD12	PD11	PD10	PD9	PD8	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
Por Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Table 13. Current Register (04h) (Read-Only) Register Description**

Bit #	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Bit Name	CSIGN	CD14	CD13	CD12	CD11	CD10	CD9	CD8	CD7	CD6	CD5	CD4	CD3	CD2	CD1	CD0

**Bi-Directional Current and Power Monitor**

<b>Por Value</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
------------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

**Table 14. Calibration Register (05h) (Read/Write) Description**

Bit #	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
<b>Bit Name</b>	—	FS14	FS13	FS12	FS11	FS10	FS9	FS8	FS7	FS6	FS5	FS4	FS3	FS2	FS1	FS0
<b>Por Value</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Table 15. Mask/Enable Register (06h) (Read/Write)**

Bit #	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
<b>Bit Name</b>	SOL	SUL	BOL	BUL	POL	CNVR	—	—	—	—	—	AFF	CVRF	OVF	APO L	LEN
<b>Por Value</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**SOL: Shunt Voltage Over-Voltage**

Bit 15

Setting this bit high configures the alert pin to be asserted if the shunt voltage measurement following a conversion exceeds the value programmed in the alert limit register.

**SUL: Shunt Voltage Under-Voltage**

Bit 14

Setting this bit high configures the alert pin to be asserted if the shunt voltage measurement following a conversion drops below the value programmed in the alert limit register.

**BOL: Bus Voltage Over-Voltage**

Bit 13

Setting this bit high configures the alert pin to be asserted if the bus voltage measurement following a conversion exceeds the value programmed in the alert limit register.

**BUL: Bus Voltage Under-Voltage**

Bit 12

Setting this bit high configures the alert pin to be asserted if the bus voltage measurement following a conversion drops below the value programmed in the alert limit register.

**POL: Power Over-Limit**

Bit 11

Setting this bit high configures the alert pin to be asserted if the Power calculation made following a bus voltage measurement exceeds the value programmed in the alert limit register.

**CNVR: Conversion Ready**

Bit 10

Setting this bit high configures the alert pin to be asserted when the conversion ready flag, Bit 3, is asserted indicating that the device is ready for the next conversion.

**AFF: Alert Function Flag**

Bit 4

While only one alert function can be monitored at the alert pin at a time, the conversion ready can also be enabled to assert the alert pin. Reading the alert function flag following an alert allows the user to determine if the alert function is the source of the alert.

When the alert latch enable bit is set to latch mode, the alert function flag bit clears only when the mask/enable register is read. When the alert latch enable bit is set to transparent mode, the alert function flag bit is cleared following the next conversion that does not result in an alert condition.

**CVRF: Conversion Ready Flag**

Bit 3

Although the device can be read at any time, and the data from the last conversion is available, the conversion ready flag bit is provided to help coordinate one-shot or triggered conversions. The conversion ready flag bit is set after all conversions, averaging, and multiplications are complete. The conversion ready flag bit clears under the following conditions:

1. Writing to the configuration register (except for the power-down selection).
2. Reading the mask/enable register.

**OVF: Math Overflow Flag**

Bit 2

This bit is set to '1' if an arithmetic operation results in an overflow error. It indicates that current and power data may be invalid.

**APOL: Alert Polarity bit; sets the Alert pin polarity.**

Bit 1

- 1 = inverted (active-high open collector)
- 0 = normal (active-low open collector) (default)

**LEN: Alert Latch Enable; configures the latching feature of the Alert pin and Alert Flag bits.**

Bit 0

- 1 = latch enabled
- 0 = transparent (default)

When the alert latch enable bit is set to transparent mode, the alert pin and flag bit resets to the idle states when the fault is cleared. When the alert latch enable bit is set to latch mode, the alert pin and alert flag bit remain active following a fault until the mask/enable register is read.

**Table 16. Alert Limit Register (07h) (Read/Write) Description**

Bit #	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
-------	-----	-----	-----	-----	-----	-----	----	----	----	----	----	----	----	----	----	----

**Bi-Directional Current and Power Monitor**

<b>Bit Name</b>	AUL15	AUL14	AUL13	AUL12	AUL11	AUL10	AUL9	AUL8	AUL7	AUL6	AUL5	AUL4	AUL3	AUL2	AUL1	AUL0
<b>Por Value</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Table 17. Shunt Voltage Register (01h) (Read-Only) Description**

<b>Bit #</b>	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
<b>Bit Name</b>	ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0
<b>Por Value</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Table 18. Shunt Voltage Register (01h) (Read-Only) Description**

<b>Bit #</b>	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
<b>Bit Name</b>	DID11	DID10	DID9	DID8	DID7	DID6	DID5	DID4	DID3	DID2	DID1	DID0	RID3	RID2	RID1	RID0
<b>Por Value</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



## Detailed Description

The device can not accept a stop command immediately after a start operation. If the user wants to reset the I<sup>2</sup>C communication, 9 clocks can be sent to the TPA626 after a start operation, to make sure the device is quite to default mode, and then wait for a new I<sup>2</sup>C start operation.

The SMBUS alert function is supported to respond to the SMBus alert response address (0001 100) when an alert occurs. But be aware when the master is accessing the address if the device doesn't have an alert, the device still acknowledges to address but without following a response.

The I<sup>2</sup>C data hold time should be at least 10 ns for a proper start function to be recognized.


Tape and Reel Information



Order Number	Package	D1 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	W0 (mm)	Pin1 Quadrant
TPA626-VR-S	MSOP10	330.0	17.6	5.20	3.30	1.50	8.0	12.0	Q1

Package Outline Dimensions

MSOP10



## Order Information

Order Number	Operating Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
TPA626-VR-S	-40 to 125°C	MSOP10	TPA626	1	Tape and Reel, 3000	Green

**Green:** 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

## **IMPORTANT NOTICE AND DISCLAIMER**

**Copyright**© 3PEAK 2012-2024. All rights reserved.

**Trademarks.** Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

**Performance Information.** Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

**Disclaimer.** 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.

This page intentionally left blank