

Features

- Low Offset Voltage: 20 μV (Max)
- Zero Drift: 0.01 $\mu\text{V}/^\circ\text{C}$
- Ultra-Low Noise:
 - Input Noise Voltage: 17 $\text{nV}/\sqrt{\text{Hz}}$ at 1 kHz
 - 0.1-Hz to 10-Hz Noise Voltage: 370 nV_{PP}
 - 1/f Noise Corner down to 0.1 Hz
- 3.3-MHz Bandwidth, 2.5-V/ μs Slew Rate
- Low Supply Current: 470 μA per Amplifier
- Single-Supply Operation down to +1.8 V
- Low Input Bias Current: 60 pA
- High-Gain, 127-dB High CMRR and PSRR
- Overload Recovery Time: 35 μs
- Rail-to-Rail Input and Output Swing
- Operating Temperature Range: -40°C to 125°C

Applications

- Medical Instrumentation
- Temperature Measurements
- Precision Current Sensing
- Precision Low-Drift, Low-Frequency ADC Drivers
- Process Control Systems
- Precision Voltage Reference Buffers

Description

The TP5591/TP5592/TP5594 is a series of single, dual and quad chopper-stabilized zero-drift operational amplifiers optimized for single or dual supply operation from 1.8 V to 5.5 V or ± 0.9 V to ± 2.75 V. The TP559x series features a very low input offset voltage and low noise with the 1/f noise corner down to 0.1 Hz. The series is designed to have a low offset voltage and offset temperature drift, a wide gain bandwidth, and a rail-to-rail input and output swing while minimizing power consumption.

The TP559x series can provide a low offset voltage (20 μV max) and a near-zero drift over time and temperature with excellent CMRR and PSRR.

The TP5591 (single version) is available in the SOT353 (SC70-5), SOT23-5, and SOP8 packages. The TP5592 (dual version) is offered in the MSOP8 and SOP8 packages. The TP5594 (quad version) is available in the TSSOP14 and SOP14 packages. All versions are specified for operation from -40°C to 125°C .

Table of Contents

Features	1
Applications	1
Description	1
Revision History	3
Pin Configuration and Functions	4
Specifications	7
Absolute Maximum Ratings ⁽¹⁾	7
ESD, Electrostatic Discharge Protection.....	7
Thermal Information.....	7
Electrical Characteristics.....	8
Typical Performance Characteristics.....	9
Detailed Description	11
Overview.....	11
Application and Implementation	12
Application Information	12
Typical Application.....	15
Tape and Reel Information	16
Package Outline Dimensions	18
SOT23-5.....	18
SOT353 (SC70-5).....	19
SOP8.....	20
MSOP8.....	21
TSSOP14.....	22
SOP14.....	23
Order Information	24
IMPORTANT NOTICE AND DISCLAIMER	25

Revision History

Date	Revision	Notes
2022-04-30	Rev.A.3	Updated Order Information.
2025-01-04	Rev.A.4	Added the Tape and Reel Information. The following updates are all about the new datasheet formats or typo, the actual product remains unchanged. Updated to a new datasheet format. Updated the Package Outline Dimensions.

Pin Configuration and Functions







Table 1. Pin Functions: TP5591, TP5591U

Pin No.		Name	I/O	Description
TP5591	TP5591U			
1	4	Out	O	Amplifier output. The voltage range extends to within mV of each supply rail.
2	2	-Vs	Power Supply	Negative power supply. It is normally tied to GND. It can also be tied to a voltage other than GND when the voltage between +Vs and -Vs is from 1.8 V to 5.5 V. If it is not connected to GND, bypass it with a capacitor of 0.1 μ F as close to the part as possible.
3	1	+In	I	Non-inverting input of the amplifier.
4	3	-In	I	Inverting input of the amplifier.
5	5	+Vs	Power Supply	Positive power supply. Typically, the voltage is from 1.8 V to 5.5 V. Split supplies are possible when the voltage between +Vs and -Vs is between 1.8 V and 5.5 V. A bypass capacitor of 0.1 μ F as close to the part as possible should be used between the power supply pins or between supply pins and GND.

Low-Noise, 1.8-V, 3.3-MHz, RRIO, Zero-Drift Operational Amplifier

Table 2. Pin Functions: TP5591

Pin No.	Name	I/O	Description
1	NC		Not connected.
2	-IN	I	Inverting input of the amplifier.
3	+IN	I	Non-inverting input of the amplifier.
4	-V _S	Power Supply	Negative power supply. It is normally tied to GND. It can also be tied to a voltage other than GND when the voltage between +V _S and -V _S is from 1.8 V to 5.5 V. If it is not connected to GND, bypass it with a capacitor of 0.1 μ F as close to the part as possible.
5	NC		Not connected.
6	Out	O	Amplifier Output. The voltage range extends to within mV of each supply rail.
7	+V _S	Power Supply	Positive power supply. Typically, the voltage is from 1.8 V to 5.5 V. Split supplies are possible when the voltage between +V _S and -V _S is between 1.8 V and 5.5 V. A bypass capacitor of 0.1 μ F as close to the part as possible should be used between the power supply pins or between supply pins and GND.
8	NC		Not connected.


Table 3. Pin Functions: TP5592, TP5594

Pin No.		Name	I/O	Description
TP5592	TP5594			
1	1	Out A	O	Amplifier output. The voltage range extends to within mV of each supply rail.
2	2	-In A	I	Inverting input of the amplifier.
3	3	+In A	I	Non-inverting input of the amplifier.
4	11	-Vs	Power Supply	Negative power supply. It is normally tied to GND. It can also be tied to a voltage other than GND when the voltage between +Vs and -Vs is from 1.8 V to 5.5 V. If it is not connected to GND, bypass it with a capacitor of 0.1 μ F as close to the part as possible.
5	5	+In B	I	Non-inverting input of the amplifier.
6	6	-In B	I	Inverting input of the amplifier.
7	7	Out B	O	Amplifier output. The voltage range extends to within mV of each supply rail.
8	4	+Vs	Power Supply	Positive power supply. Typically, the voltage is from 1.8 V to 5.5 V. Split supplies are possible when the voltage between +Vs and -Vs is between 1.8 V and 5.5 V. A bypass capacitor of 0.1 μ F as close to the part as possible should be used between the power supply pins or between supply pins and GND.
	8	Out C	O	Amplifier output. The voltage range extends to within mV of each supply rail.
	9	-In C	I	Inverting input of the amplifier.
	10	+In C	I	Non-inverting input of the amplifier.
	12	+In D	I	Non-inverting input of the amplifier.
	13	-In D	I	Inverting input of the amplifier.
	14	Out D	O	Amplifier output. The voltage range extends to within mV of each supply rail.

Low-Noise, 1.8-V, 3.3-MHz, RRIO, Zero-Drift Operational Amplifier

Specifications

Absolute Maximum Ratings ⁽¹⁾

Parameter		Min	Max	Unit
	Supply Voltage		6	V
	Input Voltage	$(-V_S) - 0.1$	$(+V_S) + 0.1$	V
	Input Current: +IN, -IN ⁽²⁾	-20	+20	mA
	Output Current: OUT	-60	+60	mA
	Output Short-Circuit Duration ⁽³⁾		Indefinite	
	Current at Supply Pins	-50	+50	mA
T _J	Maximum Junction Temperature		150	°C
T _A	Operating Temperature Range	-40	125	°C
T _{STG}	Storage Temperature Range	-65	150	°C
T _L	Lead Temperature (Soldering, 10 sec)		260	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

(2) The inputs are protected by ESD protection diodes to each power supply. If the input extends more than 500 mV beyond the power supply, the input current should be limited to less than 10 mA.

(3) A heat sink may be required to keep the junction temperature below the absolute maximum. This depends on the power supply voltage and how many amplifiers are shorted. The thermal resistance varies with the amount of PC board metal connected to the package. The specified values are for short traces connected to the leads.

ESD, Electrostatic Discharge Protection

Symbol	Parameter	Condition	Minimum Level	Unit
HBM	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	7	kV
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002 ⁽²⁾	2	kV

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Thermal Information

Package Type	θ _{JA}	θ _{JC}	Unit
SOT23-5	200		°C/W
MSOP8	210		°C/W
SOP8	158		°C/W
SOT353 (SC70-5)	250		°C/W
SOP14	83		°C/W
TSSOP14	100		°C/W

Electrical Characteristics

All test conditions: $V_S = 5\text{ V}$, $T_A = 27^\circ\text{C}$, $R_L = 10\text{ k}\Omega$, $V_{CM} = V_{DD} / 2$, unless otherwise noted.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_S	Supply Voltage Range		1.8		5.5	V
I_Q	Quiescent Current per Amplifier	TP5591		1200	1400	μA
		TP5592/TP5594		550	950	μA
V_{OS}	Input Offset Voltage	$V_{CM} = 0.05\text{ V to } 4.95\text{ V}$		± 5	± 20	μV
		$V_S = 1.8\text{ V}$, $V_{CM} = 0.9\text{ V}$		± 5	± 20	μV
dV_{OS}/dT	V_S Temperature			0.01		$\mu\text{V}/^\circ\text{C}$
PSRR	V_S Power Supply	$V_S = 3\text{ V to } 5\text{ V}$	95	130		dB
V_n	Input Voltage Noise	$f = 0.01\text{ Hz to } 1\text{ Hz}$		0.1		μV_{pp}
		$f = 0.1\text{ Hz to } 10\text{ Hz}$		0.37		μV_{pp}
e_n	Input Voltage Noise Density	$f = 1\text{ kHz}$		17		$\text{nV}/\sqrt{\text{Hz}}$
C_{IN}	Input Capacitor	Differential mode		3		pF
		Common mode		2		pF
I_B	Input Bias Current			± 60	± 200	pA
	Over Temperature			± 800		pA
I_{OS}	Input Offset Current			± 100	± 400	pA
V_{CM}	Common-Mode Voltage Range		$(-V_S) - 0.1$		$(+V_S) + 0.1$	V
CMRR	Common-Mode Rejection Ratio	$V_{CM} = 0.5\text{ V to } 4.5\text{ V}$	110	127		dB
V_O	Output Voltage Swing from Rail	$R_L = 10\text{ k}\Omega$		5	25	mV
I_{SC}	Short-Circuit Current			± 60		mA
GBWP	Unity Gain Bandwidth	$C_L = 100\text{ pF}$		3.3		MHz
SR	Slew Rate	$G = +1$, $C_L = 100\text{ pF}$		2.5		$\text{V}/\mu\text{s}$
t_{OR}	Overload Recovery Time	$G = -10$		35		μs
t_s	Settling Time, 0.01%	$C_L = 100\text{ pF}$		20		μs
A_{VOL}	Open-Loop Voltage Gain	$(-V_S) + 100\text{ mV} < V_O < (+V_S) - 100\text{ mV}$, $R_L = 100\text{ k}\Omega$	100	130		dB

Typical Performance Characteristics




Figure 1. Quiescent Current vs. Temperature




Figure 2. Voltage Noise Spectral Density vs. Frequency




Figure 3. Open-Loop Gain vs. Frequency




Figure 4. CMRR vs. Frequency




Figure 5. Small-Scale Step Response




Figure 6. Positive Over-Voltage Recovery




Figure 7. Negative Over-Voltage Recovery




Figure 8. Large-Scale Step Response




Figure 9. Offset Voltage Distribution

Detailed Description

Overview

The TP559x is a series of zero-drift, rail-to-rail operation amplifiers that can be run from a single-supply voltage. The TP559x series uses an auto-calibration technique with a time-continuous 3.3-MHz operational amplifier in the signal path while consuming a supply current of only 470 μA per channel. The amplifier is zero-corrected with an $\sim 550\text{-kHz}$ clock. Upon power-up, the amplifier requires approximately 100 μs to achieve specified V_{OS} accuracy. This design has no aliasing or flicker noise.

Application and Implementation

Note

Information in the following application sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

Application Information

Rail-to-Rail Input and Output

The TP559x series features rail-to-rail inputs and outputs with a supply voltage from 1.8 V to 5.5 V. This allows the inputs of the amplifier to have a wide common-mode range (50 mV beyond supply rails) while maintaining high CMRR (127 dB) and maximizes the signal to noise ratio of the amplifier by having the V_{OH} and V_{OL} levels at the $+V_S$ and $-V_S$ rails, respectively.

Input Protection

The TP559x series has internal ESD protection diodes that are connected between the inputs and supply rails. When either input exceeds one of the supply rails by more than 300 mV, the ESD diodes become forward-biased and large amounts of current begin to flow through them. Without current limiting, this excessive fault current causes permanent damage to the device. Thus an external series resistor must be used to ensure the input currents never exceed 10 mA.




Figure 10. Input Protection

Low Input Referred Noise

The flicker noise, as known as the $1/f$ noise, is inherent in semiconductor devices, and increases as the frequency decreases. So at lower frequency, the flicker noise dominates, causing higher degrees of error for sub-Hertz frequencies or DC precision applications.

The TP559x is a series of chopper-stabilized amplifiers, and the flicker noise is reduced greatly because of this technique. This reduction in the $1/f$ noise allows the TP559x series to have much lower noise at DC and low frequency compared to standard low-noise amplifiers.

Low-Noise, 1.8-V, 3.3-MHz, RRIO, Zero-Drift Operational Amplifier

Residual Voltage Ripple

The chopping technique can be used in the design of the amplifier due to the internal notch filter. Although the chopping-related voltage ripple is suppressed, a higher-noise spectrum exists at the chopping frequency and its harmonics due to the residual ripple.

So if the frequency of the input signal is near the chopping frequency, the signal may be interfered by the residue ripple. To suppress the noise at the chopping frequency, it is recommended that a post filter be placed at the output of the amplifier.

Broad Band and External Resistor Noise Considerations

The total broadband noise output from any amplifier is primarily a function of three types of noise: the input voltage noise from the amplifier, the input current noise from the amplifier, and the thermal (Johnson) noise from the external resistors used around the amplifier. These noise sources are not correlated with each other and their combined noise can be summed in a root sum squared manner. The full equation is given as:

$$e_{n\text{total}} = \left[e_n^2 + 4kTR_S + (i_n \times R_S)^2 \right]^{1/2} \quad (1)$$

Where:

e_n = the input voltage noise density of the amplifier;

i_n = the input current noise of the amplifier;

R_S = the source resistance connected to the noninverting terminal;

k = the Boltzmann's constant (1.38×10^{-23} J/K).

T = the ambient temperature in Kelvin (K).

The total equivalent rms noise over a specific bandwidth is expressed as:

$$e_{n,\text{rms}} = e_{n\text{total}} \times \sqrt{BW} \quad (2)$$

The input voltage noise density (e_n) of the TP559x series is 17 nV/ $\sqrt{\text{Hz}}$, and the input current noise can be neglected. When the source resistance is 190 k Ω , the voltage noise contribution from the source resistor and the amplifier are equal. With a source resistance greater than 190 k Ω , the overall noise of the system is dominated by the Johnson noise of the resistor itself.

High Source Impedance Application

The TP559x series uses switches at the input of the chopper amplifier, and the input signal is chopped at 125 kHz to reduce the input offset voltage down to 20 μV . The dynamic behavior of these switches induces a charge injection current to the input terminals of the amplifier. The charge injection current has a DC path to ground through the resistances seen at the input terminals of the amplifier. Higher input impedance causes an apparent shift in the input bias current of the amplifier.

Because the chopper amplifier has charge injection currents at each terminal, the input offset current is larger than that of standard amplifiers. The I_{OS} of the TP559x series are 150 pA under the typical condition. So the input impedance should be balanced across each input. The input impedance of the amplifier should be matched between the IN+ and IN- terminals to minimize the total input offset current. Input offset currents show up as an additional output offset voltage, as shown in the following equation:

$$V_{OS,\text{total}} = V_{OS} - R_f \times I_{OS} \quad (3)$$

For a gain configure using a 1-M Ω feedback resistor, a 150-pA total input offset current has an additional output offset voltage of 0.15 mV. By keeping the input impedance low and balanced across the amplifier inputs, the input offset current effect can be suppressed efficiently.




Figure 11. Circuit Implication for Reducing Input Offset Current Effect

PCB Surface Leakage

In applications where the low input bias current is critical, the Printed Circuit Board (PCB) surface leakage effects need to be considered. The surface leakage is caused by humidity, dust, or other contamination on the board. It is recommended to use the multi-layer PCB layout and route the $-IN$ and $+IN$ signal of the device under the PCB surface.

An effective way to reduce surface leakage is to use a guard ring around the sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is shown in [Figure 12](#) for inverting gain applications.

1. For noninverting gain and unity-gain buffers:
 - a. Connect the noninverting pin (V_{IN+}) to the input with a wire that does not touch the PCB surface.
 - b. Connect the guard ring to the inverting input pin (V_{IN-}). This biases the guard ring to the common-mode input voltage.
2. For inverting gain and transimpedance gain amplifiers (convert current to voltage, such as photo detectors):
 - a. Connect the guard ring to the noninverting input pin (V_{IN+}). This biases the guard ring to the same reference voltage as the operational amplifier (e.g., $V_{DD} / 2$ or ground).
 - b. Connect the inverting pin (V_{IN-}) to the input with a wire that does not touch the PCB surface.




Figure 12. The Layout of Guard Ring

Typical Application




Figure 13. Single-Supply, High-Gain Amplifier, $A_v = 10,000$ V/V





Figure 14. Thermistor Measurement

Tape and Reel Information




Order Number	Package	D1 (mm)	W1 (mm)	A0 (mm) ⁽¹⁾	B0 (mm) ⁽¹⁾	K0 (mm) ⁽¹⁾	P0 (mm)	W0 (mm)	Pin1 Quadrant
TP5591U-CR	SOT353	178	12.1	2.4	2.5	1.2	4	8	Q3
TP5591-TR	SOT23-5	180	12	3.3	3.25	1.4	4	8	Q3
TP5591-SR	SOP8	330	17.6	6.5	5.4	2	8	12	Q1
TP5592-SR	SOP8	330	17.6	6.5	5.4	2	8	12	Q1
TP5592-VR	MSOP8	330	17.6	5.3	3.4	1.3	8	12	Q1
TP5594-SR	SOP14	330	21.6	6.5	9.3	2.1	8	16	Q1
TP5594-TR	TSSOP14	330	17.6	6.8	5.5	1.5	8	12	Q1





Low-Noise, 1.8-V, 3.3-MHz, RRIO, Zero-Drift Operational Amplifier

(1) The value is for reference only. Contact the 3PEAK factory for more information.

Package Outline Dimensions

SOT23-5




SOT353 (SC70-5)
Package Outline Dimensions
SC5(SOT353-5-A)


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MIN	MAX	MIN	MAX
A	0.850	1.100	0.033	0.043
A1	0.000	0.100	0.000	0.004
A2	0.800	1.000	0.031	0.039
b	0.150	0.350	0.006	0.014
c	0.110	0.230	0.004	0.009
D	2.000	2.200	0.079	0.087
E	2.150	2.450	0.085	0.096
E1	1.150	1.350	0.045	0.053
e	0.650 BSC		0.026 BSC	
L	0.260	0.460	0.010	0.018
θ	0	8°	0	8°

NOTES





1. Do not include mold flash or protrusion.
2. This drawing is subject to change without notice.

SOP8
Package Outline Dimensions
SO1(SOP-8-A)


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MIN	MAX	MIN	MAX
A	1.350	1.750	0.053	0.069
A1	0.050	0.250	0.002	0.010
A2	1.250	1.550	0.049	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.007	0.010
D	4.700	5.100	0.185	0.201
E	5.800	6.200	0.228	0.244
E1	3.800	4.000	0.150	0.157
e	1.270 BSC		0.050 BSC	
L	0.400	1.000	0.016	0.039
θ	0	8°	0	8°

NOTES




1. Do not include mold flash or protrusion.
2. This drawing is subject to change without notice.

MSOP8
Package Outline Dimensions
VS1(MSOP-8-A)


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MIN	MAX	MIN	MAX
A	0.800	1.100	0.031	0.043
A1	0.020	0.150	0.001	0.006
A2	0.750	0.950	0.030	0.037
b	0.250	0.380	0.010	0.015
c	0.090	0.230	0.004	0.009
D	2.900	3.100	0.114	0.122
E	4.700	5.100	0.185	0.201
E1	2.900	3.100	0.114	0.122
e	0.650 BSC		0.026 BSC	
L	0.400	0.800	0.016	0.031
θ	0	8°	0	8°

NOTES




1. Do not include mold flash or protrusion.
2. This drawing is subject to change without notice.

TSSOP14
Package Outline Dimensions
TS2(TSSOP-14-A)


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MIN	MAX	MIN	MAX
A	0.900	1.200	0.035	0.047
A1	0.050	0.150	0.002	0.006
A2	0.800	1.050	0.031	0.041
b	0.190	0.300	0.007	0.012
c	0.090	0.200	0.004	0.008
D	4.900	5.100	0.193	0.201
E	6.200	6.600	0.244	0.260
E1	4.300	4.500	0.169	0.177
e	0.650 BSC		0.026 BSC	
L	0.450	0.750	0.018	0.030
θ	0	8°	0	8°

NOTES

1. Do not include mold flash or protrusion.
2. This drawing is subject to change without notice.

SOP14
Package Outline Dimensions
SO2(SOP-14-A)


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MIN	MAX	MIN	MAX
A	1.350	1.750	0.053	0.069
A1	0.050	0.250	0.002	0.010
A2	1.250	1.650	0.049	0.065
b	0.310	0.510	0.012	0.020
c	0.100	0.250	0.004	0.010
D	8.450	8.850	0.333	0.348
E	5.800	6.200	0.228	0.244
E1	3.800	4.000	0.150	0.157
e	1.270 BSC		0.050 BSC	
L	0.400	1.270	0.016	0.050
θ	0	8°	0	8°

NOTES

1. Do not include mold flash or protrusion.
2. This drawing is subject to change without notice.

Order Information

Order Number	Operating Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
TP5591-TR	-40 to 125°C	SOT23-5	E91T	3	Tape and Reel, 3,000	Green
TP5591-SR	-40 to 125°C	SOP8	TP5591	3	Tape and Reel, 4,000	Green
TP5591U-CR	-40 to 125°C	SOT353 (SC70-5)	91V	3	Tape and Reel, 3,000	Green
TP5592-SR	-40 to 125°C	SOP8	TP5592	3	Tape and Reel, 4,000	Green
TP5592-VR	-40 to 125°C	MSOP8	TP5592	3	Tape and Reel, 3,000	Green
TP5594-SR	-40 to 125°C	SOP14	TP5594	3	Tape and Reel, 2,500	Green
TP5594-TR	-40 to 125°C	TSSOP14	TP5594	3	Tape and Reel, 3,000	Green

Green: 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

IMPORTANT NOTICE AND DISCLAIMER

Copyright© 3PEAK 2012-2025. All rights reserved.

Trademarks. Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

Performance Information. Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

Disclaimer. 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.

This page intentionally left blank