

## 4-bit Dual Supply Translating Transceiver, 3-state

### Features

- 4-bit Dual Supply Translating Transceiver with Configurable Voltage Translation
- Fully Configurable Dual-rail Design Allows Each Port to Operate across the Full 0.8 V to 3.6 V Power Supply Range
- Support Partial Power-down Mode Operation
- No Power-up Sequence Required for  $V_{CCA}$  and  $V_{CCB}$
- Max Data Rate (Push-Pull):
  - Translation from  $\geq 1.8$  V to 3.3 V: 380 Mbps
  - Translation from  $\geq 1.1$  V to 3.3 V: 200 Mbps
  - Translation from  $\geq 1.1$  V to 2.5 V: 200 Mbps
  - Translation from  $\geq 1.1$  V to 1.8 V: 200 Mbps
  - Translation from  $\geq 1.1$  V to 1.5 V: 150 Mbps
  - Translation from  $\geq 1.1$  V to 1.2 V: 150 Mbps
- ESD Protection:
  - HBM: ANSI/ESDA/JEDEC JS-001 Class 3B Exceeds 8000 V
  - CDM: ANSI/ESDA/JEDEC JS-002 Class C3 Exceeds 1000 V

### Applications

- Servers/Storages
- Routers (Telecom Switching Equipment)
- Personal Computers/Consumer Handsets
- Industrial Automation

### Description

The T74V4T774 device is a 4-bit level shifter, with an enable ( $\overline{OE}$ ) input and can work within the  $V_{CCA}$  range from 0.8 V to 3.6 V and the  $V_{CCB}$  range from 0.8 V to 3.6 V.

The T74V4T774 enables asynchronous communication between data buses. Depending on the logic level of the direction control ( $DIRn$ ) input, this device transmits data either from the A bus to the B bus or from the B bus to the A bus. The output enable ( $\overline{OE}$ ) pin can be used to disable the outputs, effectively isolating the buses.


The enable control pin ( $\overline{OE}$ ) and direction control pin ( $DIRn$ ) of the T74V4T774 are powered by  $V_{CCA}$ .

The T74V4T774 fully complies with the specifications for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging backflow current through the device when it is powered down.

For high-impedance operation during power-up/power-down conditions, the  $\overline{OE}$  (output enable) pin must be tied to  $V_{CCA}$  via a pull-up resistor. The minimum resistor value depends on the sink current capability of the driver.

The T74V4T774 is available in the QFN1.8X2.6-16 package and is characterized from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

### Typical Application



## Table of Contents


<b>Features</b> .....	<b>1</b>
<b>Applications</b> .....	<b>1</b>
<b>Description</b> .....	<b>1</b>
<b>Typical Application</b> .....	<b>1</b>
<b>Revision History</b> .....	<b>3</b>
<b>Pin Configuration and Functions</b> .....	<b>4</b>
<b>Specifications</b> .....	<b>5</b>
Absolute Maximum Ratings <sup>(1)</sup> .....	5
ESD, Electrostatic Discharge Protection.....	5
Recommended Operating Conditions.....	5
Thermal Information.....	6
Electrical Characteristics.....	7
AC Timing Requirements — VCCA = 0.8 V.....	9
AC Timing Requirements — VCCA = 1.2 V.....	11
AC Timing Requirements — VCCA = 1.5 V.....	13
AC Timing Requirements — VCCA = 1.8 V.....	15
AC Timing Requirements — VCCA = 2.5 V.....	17
AC Timing Requirements — VCCA = 3.3 V.....	19
Parameter Measurement Waveforms.....	21
<b>Detailed Description</b> .....	<b>22</b>
Overview.....	22
Functional Block Diagram.....	22
Feature Description.....	22
<b>Application and Implementation</b> .....	<b>23</b>
Application Information .....	23
Typical Application.....	23
<b>Layout</b> .....	<b>24</b>
Layout Example.....	24
<b>Tape and Reel Information</b> .....	<b>25</b>
<b>Package Outline Dimensions</b> .....	<b>26</b>
QFN1.8X2.6-16.....	26
TSSOP16.....	27
<b>Order Information</b> .....	<b>28</b>
<b>IMPORTANT NOTICE AND DISCLAIMER</b> .....	<b>29</b>

## Revision History

Date	Revision	Notes
2025-08-02	Rev.P.0	Initial version
2026-01-21	Rev.A.0	Released version

## Pin Configuration and Functions

T74V4T774-QN6R  
QFN1.8X2.6-16  
Top View



**Table 1. Pin Functions: T74V4T774-QN6R**

Pin		I/O	Description
No.	Name		
1	A1	I/O	Input/output A1. Referenced to $V_{CCA}$
2	A2	I/O	Input/output A2. Referenced to $V_{CCA}$
3	A3	I/O	Input/output A3. Referenced to $V_{CCA}$
4	A4	I/O	Input/output A4. Referenced to $V_{CCA}$
5	DIR3	I	Direction-control Input for '3' Ports. Referenced to $V_{CCA}$
6	DIR4	I	Direction-control Input for '4' Ports. Referenced to $V_{CCA}$
7	$\overline{OE}$	I	Active-low Enable Input. Referenced to $V_{CCA}$
8	GND	P	Supply Ground
9	B4	I/O	Input/output B4. Referenced to $V_{CCB}$
10	B3	I/O	Input/output B3. Referenced to $V_{CCB}$
11	B2	I/O	Input/output B2. Referenced to $V_{CCB}$
12	B1	I/O	Input/output B1. Referenced to $V_{CCB}$
13	$V_{CCB}$	P	Side-B Supply Voltage
14	$V_{CCA}$	P	Side-A Supply Voltage
15	DIR1	I	Direction-control Input for '1' Ports. Referenced to $V_{CCA}$
16	DIR2	I	Direction-control Input for '2' Ports. Referenced to $V_{CCA}$

**4-bit Dual Supply Translating Transceiver, 3-state**
**Specifications**
**Absolute Maximum Ratings <sup>(1)</sup>**

Parameter		Min	Max	Unit
V <sub>CCA</sub>	DC Reference Voltage Range, Side-A	-0.5	4.6	V
V <sub>CCB</sub>	DC Reference Voltage Range, Side-B	-0.5	4.6	V
I <sub>IK</sub>	Input Clamp Current, V <sub>I</sub> < 0	-50		mA
V <sub>I</sub>	Input Voltage Range, Side-A	-0.5	4.6	V
	Input Voltage Range, Side-B	-0.5	4.6	V
I <sub>OK</sub>	Output Clamp Current, V <sub>I/O</sub> < 0	-50		mA
V <sub>O</sub>	Output Voltage, Active mode	-0.5	V <sub>CCO</sub> + 0.5	V
	Output Voltage, Suspend or 3-state Mode	-0.5	4.6	V
I <sub>O</sub>	Continuous Output Current	-50	50	mA
I <sub>CC</sub>	V <sub>CCA</sub> or V <sub>CCB</sub> Pin		100	mA
I <sub>GND</sub>	Per GND Pin	-100		mA
T <sub>STG</sub>	Storage Temperature Range	-65	150	°C
P <sub>tot</sub>	Total Power Dissipation		250	mW

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The value of V<sub>CCA</sub> and V<sub>CCB</sub> are provided in the recommended operating conditions table.

**ESD, Electrostatic Discharge Protection**

Parameter	Condition	Value	Unit
HBM	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001 class 3B <sup>(1)</sup>	±8 kV
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002 class C3 <sup>(2)</sup>	±1 kV
LU	Latch Up	LU, per JESD78, All Pins	±100 mA

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

**Recommended Operating Conditions**

Parameter	Conditions	Min	Typ	Max	Unit
V <sub>CCA</sub>	Supply Voltage Side-A	0.8		3.6	V
V <sub>CCB</sub>	Supply Voltage Side-B	0.8		3.6	V
V <sub>I</sub>	Input Voltage	0		3.6	V
V <sub>O</sub>	Output Voltage	Active Mode	0	V <sub>CCO</sub>	V
	Suspend or 3-state Mode	0		3.6	V

**4-bit Dual Supply Translating Transceiver, 3-state**

Parameter		Conditions	Min	Typ	Max	Unit
$T_{amb}$	Ambient Temperature		-40		+125	°C
$\Delta t/\Delta V$	Input Transition Rise and Fall Rate	$V_{CC1} = 0.8\text{ V to }3.6\text{ V}$			5	ns/V

**Thermal Information**

Package Type	$\theta_{JA}$	$\theta_{JC}$	Unit
QFN1.8X2.6-16	138.7	65.1	°C/W

**4-bit Dual Supply Translating Transceiver, 3-state**
**Electrical Characteristics**

 All test conditions:  $V_{CCA} = 0.8\text{ V to }3.6\text{ V}$ ,  $V_{CCB} = 0.8\text{ V to }3.6\text{ V}$ ,  $T_A = -40^\circ\text{C to }+125^\circ\text{C}$ , unless otherwise noted.

Parameter		Conditions	Min	Typ	Max	Unit
$V_{OL}$	LOW-level Output Voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_O = 100\ \mu\text{A}$ , $V_{CCA} = 0.8\text{ V to }3.6\text{ V}$ , $V_{CCB} = 0.8\text{ V to }3.6\text{ V}$			0.1	V
		$I_O = 3\text{ mA}$ , $V_{CCA} = 1.1\text{ V}$ , $V_{CCB} = 1.1\text{ V}$			0.25	V
		$I_O = 6\text{ mA}$ , $V_{CCA} = 1.4\text{ V}$ , $V_{CCB} = 1.4\text{ V}$			0.35	V
		$I_O = 8\text{ mA}$ , $V_{CCA} = 1.65\text{ V}$ , $V_{CCB} = 1.65\text{ V}$			0.45	V
		$I_O = 9\text{ mA}$ , $V_{CCA} = 2.3\text{ V}$ , $V_{CCB} = 2.3\text{ V}$			0.55	V
		$I_O = 12\text{ mA}$ , $V_{CCA} = 3\text{ V}$ , $V_{CCB} = 3\text{ V}$			0.7	V
$V_{OH}$	HIGH-level Output Voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_O = -100\ \mu\text{A}$ , $V_{CCA} = 0.8\text{ V}$ , $V_{CCB} = 0.8\text{ V}$	0.7			V
		$I_O = -100\ \mu\text{A}$ , $V_{CCA} = 3.6\text{ V}$ , $V_{CCB} = 3.6\text{ V}$	3.5			V
		$I_O = -3\text{ mA}$ , $V_{CCA} = 1.1\text{ V}$ , $V_{CCB} = 1.1\text{ V}$	0.85			V
		$I_O = -6\text{ mA}$ , $V_{CCA} = 1.4\text{ V}$ , $V_{CCB} = 1.4\text{ V}$	1.05			V
		$I_O = -8\text{ mA}$ , $V_{CCA} = 1.65\text{ V}$ , $V_{CCB} = 1.65\text{ V}$	1.2			V
		$I_O = -9\text{ mA}$ , $V_{CCA} = 2.3\text{ V}$ , $V_{CCB} = 2.3\text{ V}$	1.75			V
$V_{IL}$	LOW-level Input Voltage (Data Input)	$V_{CCI} = 0.8\text{ V}$			0.24	V
		$V_{CCI} = 1.1\text{ V}$			0.385	V
		$V_{CCI} = 1.95\text{ V}$			0.683	V
		$V_{CCI} = 2.3\text{ V to }2.7\text{ V}$			0.7	V
		$V_{CCI} = 3.0\text{ V to }3.6\text{ V}$			0.8	V
	LOW-level Input Voltage (DIRn, OE Input)	$V_{CCA} = 0.8\text{ V}$			0.24	V
		$V_{CCA} = 1.1\text{ V}$			0.385	V
		$V_{CCA} = 1.95\text{ V}$			0.683	V
		$V_{CCA} = 2.3\text{ V to }2.7\text{ V}$			0.7	V
		$V_{CCA} = 3.0\text{ V to }3.6\text{ V}$			0.8	V
$V_{IH}$	HIGH-level Input Voltage (Data Input)	$V_{CCI} = 0.8\text{ V}$	0.56			V
		$V_{CCI} = 1.1\text{ V}$	0.715			V
		$V_{CCI} = 1.95\text{ V}$	1.268			V
		$V_{CCI} = 2.3\text{ V to }2.7\text{ V}$	1.6			V
		$V_{CCI} = 3.0\text{ V to }3.6\text{ V}$	2.0			V
	HIGH-level Input Voltage (DIRn, OE Input)	$V_{CCA} = 0.8\text{ V}$	0.56			V
		$V_{CCA} = 1.1\text{ V}$	0.715			V
		$V_{CCA} = 1.95\text{ V}$	1.268			V

**4-bit Dual Supply Translating Transceiver, 3-state**

Parameter	Conditions	Min	Typ	Max	Unit
	$V_{CCA} = 2.3\text{ V to }2.7\text{ V}$	1.6			V
	$V_{CCA} = 3.0\text{ V to }3.6\text{ V}$	2.0			V
$I_I$	Input Leakage Current DIRn, OE input, $V_I = 0\text{ V or }3.6\text{ V}$ , $V_{CCA} = 0.8\text{ V to }3.6\text{ V}$ , $V_{CCB} = 0.8\text{ V to }3.6\text{ V}$	-5		5	$\mu\text{A}$
$I_{OZ}$	A or B port, $V_O = 0\text{ V or }V_{CCO}$	-30		30	$\mu\text{A}$
	A port, $V_O = 0\text{ V or }V_{CCO}$ , $V_{CCA} = 3.6\text{ V}$ , $V_{CCB} = 0\text{ V}$	-30		30	$\mu\text{A}$
	B port, $V_O = 0\text{ V or }V_{CCO}$ , $V_{CCA} = 0\text{ V}$ , $V_{CCB} = 3.6\text{ V}$	-30		30	$\mu\text{A}$
$I_{OFF}$	A port $V_I$ or $V_O = 0\text{ V to }3.6\text{ V}$ , $V_{CCA} = 0.8\text{ V to }3.6\text{ V}$ , $V_{CCB} = 0.8\text{ V to }3.6\text{ V}$	-30		30	$\mu\text{A}$
	B port $V_I$ or $V_O = 0\text{ V to }3.6\text{ V}$ , $V_{CCA} = 0.8\text{ V to }3.6\text{ V}$ , $V_{CCB} = 0.8\text{ V to }3.6\text{ V}$	-30		30	$\mu\text{A}$
$I_{CCA}$	A port $V_I = 0\text{ V or }V_{CCI}$ , $I_O = 0\text{ A}$ , $V_{CCA} = 0.8\text{ V to }3.6\text{ V}$ , $V_{CCB} = 0.8\text{ V to }3.6\text{ V}$			100	$\mu\text{A}$
	A port $V_I = 0\text{ V or }V_{CCI}$ , $I_O = 0\text{ A}$ , $V_{CCA} = 1.1\text{ V to }3.6\text{ V}$ , $V_{CCB} = 1.1\text{ V to }3.6\text{ V}$			100	$\mu\text{A}$
	A port $V_I = 0\text{ V or }V_{CCI}$ , $I_O = 0\text{ A}$ , $V_{CCA} = 3.6\text{ V}$ , $V_{CCB} = 0\text{ V}$			100	$\mu\text{A}$
	A port $V_I = 0\text{ V or }V_{CCI}$ , $I_O = 0\text{ A}$ , $V_{CCA} = 0\text{ V}$ , $V_{CCB} = 3.6\text{ V}$	-100			$\mu\text{A}$
$I_{CCB}$	B port $V_I = 0\text{ V or }V_{CCI}$ , $I_O = 0\text{ A}$ , $V_{CCA} = 0.8\text{ V to }3.6\text{ V}$ , $V_{CCB} = 0.8\text{ V to }3.6\text{ V}$			100	$\mu\text{A}$
	B port $V_I = 0\text{ V or }V_{CCI}$ , $I_O = 0\text{ A}$ , $V_{CCA} = 1.1\text{ V to }3.6\text{ V}$ , $V_{CCB} = 1.1\text{ V to }3.6\text{ V}$			100	$\mu\text{A}$
	B port $V_I = 0\text{ V or }V_{CCI}$ , $I_O = 0\text{ A}$ , $V_{CCA} = 3.6\text{ V}$ , $V_{CCB} = 0\text{ V}$	-100			$\mu\text{A}$
	B port $V_I = 0\text{ V or }V_{CCI}$ , $I_O = 0\text{ A}$ , $V_{CCA} = 0\text{ V}$ , $V_{CCB} = 3.6\text{ V}$			100	$\mu\text{A}$
$I_{CCA}+I_{CCB}$	A plus B port, $I_O = 0\text{ A}$ , $V_I = 0\text{ V or }V_{CCI}$ , $V_{CCA} = 0.8\text{ V to }3.6\text{ V}$ , $V_{CCB} = 0.8\text{ V to }3.6\text{ V}$			200	$\mu\text{A}$
	A plus B port, $I_O = 0\text{ A}$ , $V_I = 0\text{ V or }V_{CCI}$ , $V_{CCA} = 1.1\text{ V to }3.6\text{ V}$ , $V_{CCB} = 1.1\text{ V to }3.6\text{ V}$			200	$\mu\text{A}$
$\Delta I_{CC}$	Additional Supply Current $V_I = 3.0\text{ V}$ , $V_{CCA} = V_{CCB} = 3.3\text{ V}$			650	$\mu\text{A}$
$C_I$ (1)	Input Capacitance DIRn, OE input, $V_I = 0\text{ V or }3.3\text{ V}$ , $V_{CCA} = 3.3\text{ V}$ , $V_{CCB} = 3.3\text{ V}$			6	pF
$C_{IO}$ (1)	Input/Output Capacitance A and B port, $V_O = 3.3\text{ V or }0\text{ V}$ , $V_{CCA} = 3.3\text{ V}$ , $V_{CCB} = 3.3\text{ V}$			10	pF

(1) Test data based on bench tests and design simulation, not test in production.

**4-bit Dual Supply Translating Transceiver, 3-state**
**AC Timing Requirements — VCCA = 0.8 V**

All test conditions:  $T_A = 25^\circ\text{C}$ , the data is based on bench test and design simulation, not test in production, unless otherwise noted.

$t_{en}$  includes  $t_{PZL}$  and  $t_{PHL}$ ,  $t_{dis}$  includes  $t_{PLZ}$  and  $t_{PHZ}$ .

Parameter		Condition	V <sub>CCB</sub>	Min	Typ	Max	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay	A-to-B push-pull driving	0.8 V		14.4		ns
			1.2 V		7.0		ns
			1.5 V		6.2		ns
			1.8 V		6.0		ns
			2.5 V		5.9		ns
			3.3 V		6.0		ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay	B-to-A push-pull driving	0.8 V		14.4		ns
			1.2 V		12.4		ns
			1.5 V		12.1		ns
			1.8 V		11.9		ns
			2.5 V		11.8		ns
			3.3 V		11.8		ns
t <sub>en</sub>	Enable Time	$\overline{\text{OE}}$ -to-A	0.8 V		21.9		ns
			1.2 V		21.9		ns
			1.5 V		21.9		ns
			1.8 V		21.9		ns
			2.5 V		21.9		ns
			3.3 V		21.9		ns
t <sub>en</sub>	Enable Time	$\overline{\text{OE}}$ -to-B	0.8 V		22.2		ns
			1.2 V		11.1		ns
			1.5 V		9.8		ns
			1.8 V		9.4		ns
			2.5 V		9.4		ns
			3.3 V		9.6		ns
t <sub>dis</sub>	Disable Time	$\overline{\text{OE}}$ -to-A	0.8 V		16.2		ns
			1.2 V		16.2		ns
			1.5 V		16.2		ns
			1.8 V		16.2		ns
			2.5 V		16.2		ns
			3.3 V		16.2		ns
t <sub>dis</sub>	Disable Time	$\overline{\text{OE}}$ -to-B	0.8 V		17.6		ns
			1.2 V		10.0		ns

**4-bit Dual Supply Translating Transceiver, 3-state**

Parameter		Condition	V <sub>CCB</sub>	Min	Typ	Max	Unit
			1.5 V		9.0		ns
			1.8 V		9.1		ns
			2.5 V		8.7		ns
			3.3 V		9.3		ns
C <sub>PD</sub>	Power Dissipation Capacitance	A port, A-to-B, output enable	0.8 V		0.35		pF
		A port, A-to-B, output disable			0.35		pF
		A port, B-to-A, output enable			13.7		pF
		A port, B-to-A, output disable			0.35		pF
		B port, A-to-B, output enable			13.7		pF
		B port, A-to-B, output disable			0.35		pF
		B port, B-to-A, output enable			0.35		pF
		B port, B-to-A, output disable			0.35		pF

**4-bit Dual Supply Translating Transceiver, 3-state**
**AC Timing Requirements — VCCA = 1.2 V**

All test conditions:  $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{CCA} = 1.2\text{ V} \pm 0.1\text{ V}$ , the data is based on bench test and design simulation, not test in production, unless otherwise noted.

$t_{en}$  includes  $t_{PZL}$  and  $t_{PHL}$ ,  $t_{dis}$  includes  $t_{PLZ}$  and  $t_{PHZ}$ .

Parameter		Condition	V <sub>CCB</sub>	Min	Typ	Max	Unit
$t_{PLH}$ , $t_{PHL}$	Propagation Delay	A-to-B push-pull driving	0.8 V <sup>(1)</sup>		7.0		
			1.2 V ± 0.1 V	0.5		9.5	ns
			1.5 V ± 0.1 V	0.5		7.4	ns
			1.8 V ± 0.15 V	0.5		6.4	ns
			2.5 V ± 0.2 V	0.5		5.4	ns
			3.3 V ± 0.3 V	0.5		5.3	ns
		B-to-A push-pull driving	0.8 V <sup>(1)</sup>		12.4		
			1.2 V ± 0.1 V	0.5		9.9	ns
			1.5 V ± 0.1 V	0.5		9.4	ns
			1.8 V ± 0.15 V	0.5		9.2	ns
			2.5 V ± 0.2 V	0.5		8.8	ns
			3.3 V ± 0.3 V	0.5		8.6	ns
$t_{en}$	Enable Time	$\overline{\text{OE}}$ -to-A	0.8 V <sup>(1)</sup>		21.9		
			1.2 V ± 0.1 V	1.1		15.9	ns
			1.5 V ± 0.1 V	1.1		15.9	ns
			1.8 V ± 0.15 V	1.1		15.9	ns
			2.5 V ± 0.2 V	1.1		15.9	ns
			3.3 V ± 0.3 V	1.1		15.9	ns
		$\overline{\text{OE}}$ -to-B	0.8 V <sup>(1)</sup>		11.1		
			1.2 V ± 0.1 V	1.1		15.7	ns
			1.5 V ± 0.1 V	1.1		11.5	ns
			1.8 V ± 0.15 V	1.1		9.9	ns
			2.5 V ± 0.2 V	1.0		8.5	ns
			3.3 V ± 0.3 V	1.0		8.1	ns
$t_{dis}$	Disable Time	$\overline{\text{OE}}$ -to-A	0.8 V <sup>(1)</sup>		16.2		
			1.2 V ± 0.1 V	0.5		13.0	ns
			1.5 V ± 0.1 V	0.5		13.0	ns
			1.8 V ± 0.15 V	0.5		13.0	ns
			2.5 V ± 0.2 V	0.5		13.0	ns
		3.3 V ± 0.3 V	0.5		13.0	ns	
		$\overline{\text{OE}}$ -to-B	0.8 V <sup>(1)</sup>		10.0		
			1.2 V ± 0.1 V	0.5		13.6	ns

**4-bit Dual Supply Translating Transceiver, 3-state**

Parameter		Condition	V <sub>CCB</sub>	Min	Typ	Max	Unit
			1.5 V ± 0.1 V	0.5		10.5	ns
			1.8 V ± 0.15 V	0.5		10.4	ns
			2.5 V ± 0.2 V	0.5		8.8	ns
			3.3 V ± 0.3 V	0.5		9.8	ns
C <sub>PD</sub> <sup>(1)</sup>	power dissipation capacitance	A port, A-to-B, output enable	1.2 V		0.35		pF
		A port, A-to-B, output disable			0.35		pF
		A port, B-to-A, output enable			13.8		pF
		A port, B-to-A, output disable			0.35		pF
		B port, A-to-B, output enable			13.8		pF
		B port, A-to-B, output disable			0.35		pF
		B port, B-to-A, output enable			0.35		pF
		B port, B-to-A, output disable			0.35		pF

(1) Tested V<sub>CCA</sub> = 1.2 V and T<sub>A</sub> = 25°C.

**4-bit Dual Supply Translating Transceiver, 3-state**
**AC Timing Requirements — VCCA = 1.5 V**

All test conditions:  $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{CCA} = 1.5\text{ V} \pm 0.1\text{ V}$ , the data is based on bench test and design simulation, not test in production, unless otherwise noted.

$t_{en}$  includes  $t_{PZL}$  and  $t_{PHL}$ ,  $t_{dis}$  includes  $t_{PLZ}$  and  $t_{PHZ}$ .

Parameter		Condition	V <sub>CCB</sub>	Min	Typ	Max	Unit
$t_{PLH}$ , $t_{PHL}$	Propagation Delay	A-to-B push-pull driving	0.8 V <sup>(1)</sup>		6.2		
			1.2 V ± 0.1 V	0.5		9.4	ns
			1.5 V ± 0.1 V	0.5		6.2	ns
			1.8 V ± 0.15 V	0.5		5.2	ns
			2.5 V ± 0.2 V	0.5		4.9	ns
			3.3 V ± 0.3 V	0.5		4.6	ns
		B-to-A push-pull driving	0.8 V <sup>(1)</sup>		12.1		
			1.2 V ± 0.1 V	0.5		7.4	ns
			1.5 V ± 0.1 V	0.5		6.2	ns
			1.8 V ± 0.15 V	0.5		5.9	ns
			2.5 V ± 0.2 V	0.5		5.8	ns
			3.3 V ± 0.3 V	0.5		5.5	ns
$t_{en}$	Enable Time	$\overline{\text{OE}}$ -to-A	0.8 V <sup>(2)</sup>		21.9		
			1.2 V ± 0.1 V	1.1		9.6	ns
			1.5 V ± 0.1 V	1.1		9.6	ns
			1.8 V ± 0.15 V	1.1		9.6	ns
			2.5 V ± 0.2 V	1.1		9.6	ns
			3.3 V ± 0.3 V	1.1		9.6	ns
		$\overline{\text{OE}}$ -to-B	0.8 V <sup>(1)</sup>		9.8		
			1.2 V ± 0.1 V	1.1		14.1	ns
			1.5 V ± 0.1 V	1.1		9.0	ns
			1.8 V ± 0.15 V	1.1		7.9	ns
			2.5 V ± 0.2 V	1.0		6.2	ns
			3.3 V ± 0.3 V	1.0		5.8	ns
$t_{dis}$	Disable Time	$\overline{\text{OE}}$ -to-A	0.8 V <sup>(1)</sup>		16.2		
			1.2 V ± 0.1 V	0.5		9.5	ns
			1.5 V ± 0.1 V	0.5		9.5	ns
			1.8 V ± 0.15 V	0.5		9.5	ns
			2.5 V ± 0.2 V	0.5		9.5	ns
		3.3 V ± 0.3 V	0.5		9.5	ns	
		$\overline{\text{OE}}$ -to-B	0.8 V <sup>(1)</sup>		9.0		
			1.2 V ± 0.1 V	0.5		12.4	ns

**4-bit Dual Supply Translating Transceiver, 3-state**

Parameter		Condition	V <sub>CCB</sub>	Min	Typ	Max	Unit
			1.5 V ± 0.1 V	0.5		9.3	ns
			1.8 V ± 0.15 V	0.5		8.4	ns
			2.5 V ± 0.2 V	0.5		8.0	ns
			3.3 V ± 0.3 V	0.5		8.6	ns
C <sub>PD</sub> <sup>(1)</sup>	Power Dissipation Capacitance	A port, A-to-B, output enable	1.5 V		0.35		pF
		A port, A-to-B, output disable			0.35		pF
		A port, B-to-A, output enable			14		pF
		A port, B-to-A, output disable			0.35		pF
		B port, A-to-B, output enable			14		pF
		B port, A-to-B, output disable			0.35		pF
		B port, B-to-A, output enable			0.35		pF
		B port, B-to-A, output disable			0.35		pF

(1) Tested V<sub>CCA</sub> = 1.5 V and T<sub>A</sub> = 25°C.

**4-bit Dual Supply Translating Transceiver, 3-state**
**AC Timing Requirements — VCCA = 1.8 V**

All test conditions:  $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{CCA} = 1.8\text{ V} \pm 0.15\text{ V}$ , the data is based on bench test and design simulation, not test in production, unless otherwise noted.

$t_{en}$  includes  $t_{PZL}$  and  $t_{PHL}$ ,  $t_{dis}$  includes  $t_{PLZ}$  and  $t_{PHZ}$ .

Parameter		Condition	V <sub>CCB</sub>	Min	Typ	Max	Unit	
$t_{PLH}$ , $t_{PHL}$	Propagation Delay	A-to-B push-pull driving	0.8 V <sup>(1)</sup>		6.0			
			1.2 V ± 0.1 V	0.5		9.2	ns	
			1.5 V ± 0.1 V	0.5		5.9	ns	
			1.8 V ± 0.15 V	0.5		5.0	ns	
			2.5 V ± 0.2 V	0.5		4.2	ns	
			3.3 V ± 0.3 V	0.5		3.9	ns	
		B-to-A push-pull driving	0.8 V <sup>(1)</sup>		11.9			
			1.2 V ± 0.1 V	0.5		6.4	ns	
			1.5 V ± 0.1 V	0.5		5.2	ns	
			1.8 V ± 0.15 V	0.5		5.0	ns	
			2.5 V ± 0.2 V	0.5		4.8	ns	
			3.3 V ± 0.3 V	0.5		4.6	ns	
$t_{en}$	Enable Time	$\overline{\text{OE}}$ -to-A	0.8 V <sup>(1)</sup>		21.9			
			1.2 V ± 0.1 V	1.0		7.5	ns	
			1.5 V ± 0.1 V	1.0		7.5	ns	
			1.8 V ± 0.15 V	1.0		7.5	ns	
			2.5 V ± 0.2 V	1.0		7.5	ns	
			3.3 V ± 0.3 V	1.0		7.5	ns	
		$\overline{\text{OE}}$ -to-B	0.8 V <sup>(1)</sup>		9.4			
			1.2 V ± 0.1 V	1.1		13.7	ns	
			1.5 V ± 0.1 V	1.1		9.1	ns	
			1.8 V ± 0.15 V	1.0		7.4	ns	
			2.5 V ± 0.2 V	0.5		5.7	ns	
			3.3 V ± 0.3 V	0.5		5.0	ns	
$t_{dis}$	Disable Time	$\overline{\text{OE}}$ -to-A	0.8 V <sup>(1)</sup>		16.2			
			1.2 V ± 0.1 V	0.5		7.9	ns	
			1.5 V ± 0.1 V	0.5		7.9	ns	
			1.8 V ± 0.15 V	0.5		7.9	ns	
			2.5 V ± 0.2 V	0.5		7.9	ns	
		3.3 V ± 0.3 V	0.5		7.9	ns		
		$\overline{\text{OE}}$ -to-B	0.8 V <sup>(1)</sup>		9.1			
			1.2 V ± 0.1 V	0.5		12.0	ns	

**4-bit Dual Supply Translating Transceiver, 3-state**

Parameter		Condition	V <sub>CCB</sub>	Min	Typ	Max	Unit
			1.5 V ± 0.1 V	0.5		8.6	ns
			1.8 V ± 0.15 V	0.5		7.6	ns
			2.5 V ± 0.2 V	0.5		6.6	ns
			3.3 V ± 0.3 V	0.5		6.4	ns
C <sub>PD</sub> <sup>(1)</sup>	Power Dissipation Capacitance	A port, A-to-B, output enable	1.8 V		0.37		pF
		A port, A-to-B, output disable			0.37		pF
		A port, B-to-A, output enable			14.3		pF
		A port, B-to-A, output disable			0.37		pF
		B port, A-to-B, output enable			14.3		pF
		B port, A-to-B, output disable			0.37		pF
		B port, B-to-A, output enable			0.37		pF
		B port, B-to-A, output disable			0.37		pF

(1) Tested V<sub>CCA</sub> = 1.8 V and T<sub>A</sub> = 25°C.

**4-bit Dual Supply Translating Transceiver, 3-state**
**AC Timing Requirements — VCCA = 2.5 V**

All test conditions:  $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{CCA} = 2.5\text{ V} \pm 0.2\text{ V}$ , the data is based on bench test and design simulation, not test in production, unless otherwise noted.

$t_{en}$  includes  $t_{PZL}$  and  $t_{PHL}$ ,  $t_{dis}$  includes  $t_{PLZ}$  and  $t_{PHZ}$ .

Parameter		Condition	V <sub>CCB</sub>	Min	Typ	Max	Unit
$t_{PLH}$ , $t_{PHL}$	Propagation Delay	A-to-B push-pull driving	0.8 V <sup>(1)</sup>		5.9		
			1.2 V ± 0.1 V	0.5		8.8	ns
			1.5 V ± 0.1 V	0.5		5.8	ns
			1.8 V ± 0.15 V	0.5		4.8	ns
			2.5 V ± 0.2 V	0.5		3.7	ns
			3.3 V ± 0.3 V	0.5		3.2	ns
		B-to-A push-pull driving	0.8 V <sup>(1)</sup>		11.8		
			1.2 V ± 0.1 V	0.5		5.4	ns
			1.5 V ± 0.1 V	0.5		4.9	ns
			1.8 V ± 0.15 V	0.5		4.2	ns
			2.5 V ± 0.2 V	0.5		3.7	ns
			3.3 V ± 0.3 V	0.5		3.5	ns
$t_{en}$	Enable Time	$\overline{\text{OE}}$ -to-A	0.8 V <sup>(1)</sup>		21.9		
			1.2 V ± 0.1 V	0.5		5.3	ns
			1.5 V ± 0.1 V	0.5		5.3	ns
			1.8 V ± 0.15 V	0.5		5.3	ns
			2.5 V ± 0.2 V	0.5		5.3	ns
			3.3 V ± 0.3 V	0.5		5.3	ns
		$\overline{\text{OE}}$ -to-B	0.8 V <sup>(1)</sup>		9.4		
			1.2 V ± 0.1 V	1.1		13.1	ns
			1.5 V ± 0.1 V	1.1		8.7	ns
			1.8 V ± 0.15 V	0.5		7.1	ns
			2.5 V ± 0.2 V	0.5		5.1	ns
			3.3 V ± 0.3 V	0.5		4.4	ns
$t_{dis}$	Disable Time	$\overline{\text{OE}}$ -to-A	0.8 V <sup>(1)</sup>		16.2		
			1.2 V ± 0.1 V	0.5		5.7	ns
			1.5 V ± 0.1 V	0.5		5.7	ns
			1.8 V ± 0.15 V	0.5		5.7	ns
			2.5 V ± 0.2 V	0.5		5.7	ns
		3.3 V ± 0.3 V	0.5		5.7	ns	
		$\overline{\text{OE}}$ -to-B	0.8 V <sup>(1)</sup>		8.7		
			1.2 V ± 0.1 V	0.5		11.5	ns

**4-bit Dual Supply Translating Transceiver, 3-state**

Parameter		Condition	V <sub>CCB</sub>	Min	Typ	Max	Unit
			1.5 V ± 0.1 V	0.5		7.9	ns
			1.8 V ± 0.15 V	0.5		7.0	ns
			2.5 V ± 0.2 V	0.5		5.7	ns
			3.3 V ± 0.3 V	0.5		5.8	ns
C <sub>PD</sub>	Power Dissipation Capacitance	A port, A-to-B, output enable	2.5 V		0.37		pF
		A port, A-to-B, output disable			0.37		pF
		A port, B-to-A, output enable			14.5		pF
		A port, B-to-A, output disable			0.37		pF
		B port, A-to-B, output enable			14.5		pF
		B port, A-to-B, output disable			0.37		pF
		B port, B-to-A, output enable			0.37		pF
		B port, B-to-A, output disable			0.37		pF

(1) Tested V<sub>CCA</sub> = 2.5 V and T<sub>A</sub> = 25°C.

**4-bit Dual Supply Translating Transceiver, 3-state**
**AC Timing Requirements — VCCA = 3.3 V**

All test conditions:  $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$ , the data is based on bench test and design simulation, not test in production, unless otherwise noted.


$t_{en}$  includes  $t_{PZL}$  and  $t_{PHL}$ ,  $t_{dis}$  includes  $t_{PLZ}$  and  $t_{PHZ}$ .

Parameter		Condition	V <sub>CCB</sub>	Min	Typ	Max	Unit
$t_{PLH}$ , $t_{PHL}$	Propagation Delay	A-to-B push-pull driving	0.8 V <sup>(1)</sup>		7.0		
			1.2 V ± 0.1 V	0.5		8.6	ns
			1.5 V ± 0.1 V	0.5		5.5	ns
			1.8 V ± 0.15 V	0.5		4.6	ns
			2.5 V ± 0.2 V	0.5		3.5	ns
			3.3 V ± 0.3 V	0.5		3.0	ns
		B-to-A push-pull driving	0.8 V <sup>(1)</sup>		12.4		
			1.2 V ± 0.1 V	0.5		5.3	ns
			1.5 V ± 0.1 V	0.5		4.6	ns
			1.8 V ± 0.15 V	0.5		3.9	ns
			2.5 V ± 0.2 V	0.5		3.2	ns
			3.3 V ± 0.3 V	0.5		3.0	ns
$t_{en}$	Enable Time	$\overline{\text{OE}}$ -to-A	0.8 V <sup>(1)</sup>		21.9		
			1.2 V ± 0.1 V	0.5		4.4	ns
			1.5 V ± 0.1 V	0.5		4.4	ns
			1.8 V ± 0.15 V	0.5		4.4	ns
			2.5 V ± 0.2 V	0.5		4.4	ns
			3.3 V ± 0.3 V	0.5		4.4	ns
		$\overline{\text{OE}}$ -to-B	0.8 V <sup>(1)</sup>		11.1		
			1.2 V ± 0.1 V	1.1		12.9	ns
			1.5 V ± 0.1 V	1.1		8.6	ns
			1.8 V ± 0.15 V	0.5		6.9	ns
			2.5 V ± 0.2 V	0.5		5.0	ns
			3.3 V ± 0.3 V	1.0		4.3	ns
$t_{dis}$	Disable Time	$\overline{\text{OE}}$ -to-A	0.8 V <sup>(1)</sup>		16.2		
			1.2 V ± 0.1 V	0.5		5.4	ns
			1.5 V ± 0.1 V	0.5		5.4	ns
			1.8 V ± 0.15 V	0.5		5.4	ns
			2.5 V ± 0.2 V	0.5		5.4	ns
		3.3 V ± 0.3 V	0.5		5.4	ns	
		$\overline{\text{OE}}$ -to-B	0.8 V <sup>(1)</sup>		10.0		
			1.2 V ± 0.1 V	0.5		11.2	ns




**4-bit Dual Supply Translating Transceiver, 3-state**

Parameter		Condition	V <sub>CCB</sub>	Min	Typ	Max	Unit
			1.5 V ± 0.1 V	0.5		8.6	ns
			1.8 V ± 0.15 V	0.5		6.9	ns
			2.5 V ± 0.2 V	0.5		5.0	ns
			3.3 V ± 0.3 V	0.5		4.3	ns
C <sub>PD</sub> <sup>(1)</sup>	Power Dissipation Capacitance	A port, A-to-B, output enable	1.2 V		0.58		pF
		A port, A-to-B, output disable			0.58		pF
		A port, B-to-A, output enable			15.6		pF
		A port, B-to-A, output disable			0.58		pF
		B port, A-to-B, output enable			15.6		pF
		B port, A-to-B, output disable			0.58		pF
		B port, B-to-A, output enable			0.58		pF
		B port, B-to-A, output disable			0.58		pF

(1) Tested V<sub>CCA</sub> = 3.3 V and T<sub>A</sub> = 25°C.

**4-bit Dual Supply Translating Transceiver, 3-state**
**Parameter Measurement Waveforms**

**Figure 1. Timing Measurement Load Circuit**

TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CCO}$
$t_{PHZ}/t_{PZH}$	GND


**Figure 2. Pulse Duration**

**Figure 3. Propagation Delay Times**

**Figure 4. Enable and Disable Times**

$V_{CCO}$	$V_{TP}$
0.8 V	0.1 V
1.2 V	0.1 V
$1.5 \text{ V} \pm 0.1 \text{ V}$	0.1 V
$1.8 \text{ V} \pm 0.15 \text{ V}$	0.15 V
$2.5 \text{ V} \pm 0.2 \text{ V}$	0.15 V
$3.3 \text{ V} \pm 0.3 \text{ V}$	0.3 V

**Note:**
 $t_{plz}$  and  $t_{phz}$  are the same as  $t_{dis}$ .

 $t_{pzi}$  and  $t_{pzi}$  are the same as  $t_{en}$ .

 $V_{CCi}$  is  $V_{CC}$  associated with the input port.

 $V_{CCO}$  is  $V_{CC}$  associated with the output port.


 $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

## Detailed Description

### Overview

The T74V4T774 device is a 4-bit level shifter, with an enable ( $\overline{OE}$ ) input and can work within the  $V_{CCA}$  range from 0.8 V to 3.6 V and the  $V_{CCB}$  range from 0.8 V to 3.6 V.  $V_{CCA}$  powers the A-port and control pins ( $DIRn$  and  $\overline{OE}$ ), while  $V_{CCB}$  supplies the B-port. The A-port supports I/O voltage levels from 0.8 V to 3.6 V, and the B-port also accommodates I/O voltages ranging from 0.8 V to 3.6 V. When  $\overline{OE}$  is driven low, a high level on  $DIRn$  enables data transmission from A to B, and a low level on  $DIRn$  facilitates data transfer from B to A. When  $\overline{OE}$  is set high, both A and B ports enter a high-impedance state.

### Functional Block Diagram



**Figure 5. Functional Block Diagram**

## Feature Description

### Enable ( $\overline{OE}$ ) and Direction-control ( $DIRn$ )

The Output Enable ( $\overline{OE}$ ) is a critical chip function that manages output states. When  $\overline{OE}$  is high, all output ports enter a high-impedance state, when  $\overline{OE}$  is low, the chip operates normally according to the  $DIRn$  pin's configuration.

The T74V4T774 features a directional control function, where the state of the control pin ( $DIRn$ ) determines the data transmission path between Port A and Port B. When  $DIRn$  is set to a high logic level, data flows unidirectionally from Port A to Port B. Conversely, when  $DIRn$  is driven low, the data direction reverses, transmitting from Port B to Port A. To ensure reliable operation during  $DIRn$  state transitions, strict timing requirements must be followed. It is generally recommended to first disable the outputs using the  $\overline{OE}$  pin, allow the  $DIRn$  signal to stabilize, and then re-enable the outputs. This sequence prevents bus contention and signal conflicts.

**Table 2. Device Function Table**

Supply Voltage	Input		Input/Output	
	$\overline{OE}$ <sup>(1)</sup>	$DIRn$ <sup>(1)</sup>	$An^{(1)}$	$Bn^{(1)}$
0.8 V to 3.6 V	L	L	$An = Bn$	Input
0.8 V to 3.6 V	L	H	Input	$Bn = An$
0.8 V to 3.6 V	H	X	Hi-Z	Hi-Z
0V	X	X	Hi-Z	Hi-Z

(1) The  $An$ ,  $DIRn$  and  $\overline{OE}$  input circuit is referenced to  $V_{CCA}$ . The  $Bn$  input circuit is referenced to  $V_{CCB}$ .

## 4-bit Dual Supply Translating Transceiver, 3-state

### Application and Implementation

**Note**

Information in the following application sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


### Application Information

The T74V4T774 can be used for level-translation applications to interface devices or systems operating at different supply voltages. This device is an ideal solution for bidirectional data transmission scenarios. It is recommended to connect all unused I/O pins to ground, and no I/O pins should be left floating during direction switching. When the supply voltage exceeds 1.8V, the device can support a maximum data rate of up to 380 Mbps.

- Servers/Storages
- Routers (Telecom Switching Equipment)
- Personal Computers/Consumer Handsets
- Industrial Automation

### Typical Application

A typical application is shown in [Figure 6](#). The T74V4T774 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The T74V4T774 device is ideal for use in applications where a push-pull driver is connected to the data I/Os.



**Figure 6. Typical Application Circuit**

## Layout

### Layout Example

Reflections and matching are closely related to loop antenna theory but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change in the width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This change in width upsets the transmission line characteristics, especially the distributed capacitance and self-inductance of the trace, thus resulting in the reflection. Not all PCB traces can be straight, so they have to turn corners. Below are progressively better techniques for rounding corners. Only the last example (BEST) maintains a constant trace width and minimizes reflections.




Figure 7. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.





Figure 8. Layout Example

Tape and Reel Information






Order Number	Package	D1 (mm)	A0 (mm)	K0 (mm)	W0 (mm)	W1 (mm)	B0 (mm)	P0 (mm)	Pin1 Quadrant
T74V4T774-QN6R	QFN1.8X2.6-16	178	2.1	0.75	8.0	12.1	2.9	4.0	Q1

Package Outline Dimensions

QFN1.8X2.6-16




Package Outline Dimensions QN6(QFN1.8X2.6-16-C)



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MIN	MAX	MIN	MAX
A	0.500	0.600	0.020	0.024
A1	0.000	0.050	0.000	0.002
b	0.150	0.250	0.006	0.010
c	0.152REF		0.006	
D	1.750	1.850	0.069	0.073
E	2.550	2.650	0.100	0.104
e	0.400BSC		0.016	
Nd	1.200BSC		0.047	
Ne	1.200BSC		0.047	
L	0.350	0.450	0.014	0.018
L1	0.450	0.550	0.018	0.022
K	0.200REF		0.008	

NOTES:

1. Do not include mold flash or protrusion.
2. This drawing is subject to change without notice.

**TSSOP16**
**Package Outline Dimensions**
**TS3(TSSOP-16-A)**


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MIN	MAX	MIN	MAX
A	0.900	1.200	0.035	0.047
A1	0.050	0.150	0.002	0.006
A2	0.800	1.050	0.031	0.041
b	0.190	0.300	0.007	0.012
c	0.090	0.200	0.004	0.008
D	4.900	5.100	0.193	0.201
E	6.200	6.600	0.244	0.260
E1	4.300	4.500	0.169	0.177
e	0.650 BSC		0.026 BSC	
L	0.450	0.750	0.018	0.030
θ	0	8°	0	8°

**NOTES**

1. Do not include mold flash or protrusion.
2. This drawing is subject to change without notice.

## Order Information

Order Number	Operating Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
T74V4T774-QN6R	-40 to 125°C	QFN1.8X2.6-16	B77	MSL3	Tape and Reel,3000	Green
T74V4T774-TS3R <sup>(1)</sup>	-40 to 125°C	TSSOP16	4T774	MSL3	Tape and Reel,3000	Green

(1) For future products, contact the 3PEAK factory for more information and samples.

**Green:** 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

## IMPORTANT NOTICE AND DISCLAIMER

**Copyright**© 3PEAK 2012-2026. All rights reserved.

**Trademarks.** Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

**Performance Information.** Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

**Disclaimer.** 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.

This page intentionally left blank