

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

Features

- 4-bit Dual Supply Translating Transceiver with Configurable Voltage Translation
- Fully Configurable Dual-rail Design Allows Each Port to Operate Across the Full 0.8 V to 5.5 V Power Supply Range
- Support Partial Power Down Mode Operation
- No Power Up Sequence Required for V_{CCA} and V_{CCB}
- Max Data Rate:
 - Translation from ≥ 1.8 V to 3.3 V: 380 Mbps
 - Translation from ≥ 1.1 V to 3.3 V: 200 Mbps
 - Translation from ≥ 1.1 V to 2.5 V: 200 Mbps
 - Translation from ≥ 1.1 V to 1.8 V: 200 Mbps
 - Translation from ≥ 1.1 V to 1.5 V: 150 Mbps
 - Translation from ≥ 1.1 V to 1.2 V: 150 Mbps
- ESD Protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 Class 3B Exceeds 8000 V
 - CDM: ANSI/ESDA/JEDEC JS-002 Class C3 Exceeds 1000 V
- Latch-up Performance Exceeds 100 mA per JESD 78 class II

Applications

- Servers/Storages
- Routers (Telecom Switching Equipment)
- Personal Computers/Consumer Handsets
- Industrial Automation

Description

The T74V4T245 device is a 4-bit level shifter with an enable ($\overline{nOE}$) input and can work within the V_{CCA} range from 0.8 V to 5.5 V and the V_{CCB} range from 0.8 V to 5.5 V.

The T74V4T245 enables asynchronous communication between data buses. Depending on the logic level of the direction control ($nDIR$) input, this device transmits data either from the A bus to the B bus or from the B bus to the A bus. The output enable ($\overline{nOE}$) pin can be used to disable the outputs, effectively isolating the buses.


The enable control pin ($\overline{nOE}$) and direction control pin (DIR) of the T74V4T245 are powered by V_{CCA} .

The T74V4T245 fully complies with the specifications for partial-power-down applications using I_{off} , when either power rail is powered down, the I_{off} circuitry disables the outputs, preventing damaging backflow current through the device.

For high-impedance operation during power-up/power-down conditions, the $\overline{nOE}$ pin must be tied to V_{CCA} via a pull-up resistor. The minimum resistor value depends on the driver's sink current capability.

The T74V4T245 is available in the TSSOP-16, QFN4X3.5-16, and QFN1.8X2.6-16 packages and is characterized from -40°C to $+125^{\circ}\text{C}$.

Typical Application



**4-bit Dual-Supply Transceiver with Configurable Voltage
Translation and Tri-State Outputs****Table of Contents**

Features	1
Applications	1
Description	1
Typical Application	1
Revision History	3
Pin Configuration and Functions	4
Specifications	6
Absolute Maximum Ratings ⁽¹⁾	6
ESD, Electrostatic Discharge Protection.....	6
Recommended Operating Conditions.....	6
Thermal Information.....	7
Electrical Characteristics.....	8
AC Timing Requirements — VCCA = 0.8 V.....	11
AC Timing Requirements — VCCA = 1.2 V.....	13
AC Timing Requirements — VCCA = 1.5 V.....	15
AC Timing Requirements — VCCA = 1.8 V.....	17
AC Timing Requirements — VCCA = 2.5 V.....	19
AC Timing Requirements — VCCA = 3.3 V.....	21
AC Timing Requirements — VCCA = 5 V.....	23
Parameter Measurement Waveforms.....	25
Detailed Description	26
Overview.....	26
Functional Block Diagram.....	26
Feature Description.....	26
Application and Implementation	27
Application Information	27
Typical Application.....	27
Layout	28
Layout Example.....	28
Tape and Reel Information	29
Package Outline Dimensions	30
TSSOP16.....	30
QFN1.8X2.6-16.....	31
QFN4X3.5-16.....	32
Order Information	33
IMPORTANT NOTICE AND DISCLAIMER	34


**4-bit Dual-Supply Transceiver with Configurable Voltage
Translation and Tri-State Outputs****Revision History**

Date	Revision	Notes
2025-03-20	Rev.P.0	Initial version
2026-01-26	Rev.A.0	Released version

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

Pin Configuration and Functions

T74V4T245-TS3R
TSSOP16
Top View



T74V4T245-QNHR
QFN4X3.5-16
Top View




Table 1. Pin Functions: T74V4T245-TS3R and T74V4T245-QNHR

Pin		I/O	Description
No.	Name		
1	V _{CCA}	P	Side-A Supply Voltage
2	1DIR	I	Direction-control Input for '1' Ports. Referenced to V _{CCA}
3	2DIR	I	Direction-control Input for '2' Ports. Referenced to V _{CCA}
4	1A1	I/O	Input/output 1A1. Referenced to V _{CCA}
5	1A2	I/O	Input/output 1A2. Referenced to V _{CCA}
6	2A1	I/O	Input/output 2A1. Referenced to V _{CCA}
7	2A2	I/O	Input/output 2A2. Referenced to V _{CCA}
8	GND	P	Supply Ground
9	GND	P	Supply Ground
10	2B2	I/O	Input/output 2B2. Referenced to V _{CCB}
11	2B1	I/O	Input/output 2B1. Referenced to V _{CCB}
12	1B2	I/O	Input/output 1B2. Referenced to V _{CCB}
13	1B1	I/O	Input/output 1B1. Referenced to V _{CCB}
14	2OE	I	Active-low Enable Input for '2' Ports. Referenced to V _{CCA}
15	1OE	I	Active-low Enable Input for '1' Ports. Referenced to V _{CCA}
16	V _{CCB}	P	Side-B Supply Voltage
–	Thermal Pad	–	For the QFN package, the exposed thermal pad must be connected to ground

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

T74V4T245-QN6R

QFN1.8X2.6-16

Top View




Table 2. Pin Functions: T74V4T245-QN6R

Pin		I/O	Description
No.	Name		
1	1 $\overline{\text{OE}}$	I	Active-low Enable Input for '1' Ports. Referenced to V_{CCA}
2	V_{CCB}	P	Side-B Supply Voltage
3	V_{CCA}	P	Side-A Supply Voltage
4	1DIR	I	Direction-control Input for '1' Ports. Referenced to V_{CCA}
5	2DIR	I	Direction-control Input for '2' Ports. Referenced to V_{CCA}
6	1A1	I/O	Input/output 1A1. Referenced to V_{CCA}
7	1A2	I/O	Input/output 1A2. Referenced to V_{CCA}
8	2A1	I/O	Input/output 2A1. Referenced to V_{CCA}
9	2A2	I/O	Input/output 2A2. Referenced to V_{CCA}
10	GND	P	Supply Ground
11	GND	P	Supply Ground
12	2B2	I/O	Input/output 2B2. Referenced to V_{CCB}
13	2B1	I/O	Input/output 2B1. Referenced to V_{CCB}
14	1B2	I/O	Input/output 1B2. Referenced to V_{CCB}
15	1B1	I/O	Input/output 1B1. Referenced to V_{CCB}
16	2 $\overline{\text{OE}}$	I	Active-low Enable Input for '2' Ports. Referenced to V_{CCA}

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

Specifications

Absolute Maximum Ratings ⁽¹⁾

Parameter		Min	Max	Unit
V _{CCA}	DC Reference Voltage Range, Side-A	-0.5	6.5	V
V _{CCB}	DC Reference Voltage Range, Side-B	-0.5	6.5	V
I _{IK}	Input Clamp Current, V _I < 0	-50		mA
V _I	Input Voltage Range, Side-A	-0.5	6.5	V
	Input Voltage Range, Side-B	-0.5	6.5	V
I _{OK}	Output Clamp Current, V _{I/O} < 0	-50		mA
V _O	Output Voltage, Active Mode	-0.5	V _{CCO} + 0.5	V
	Output Voltage, Suspend or 3-state Mode	-0.5	5.5	V
I _O	Continuous Output Current	-50	50	mA
I _{CC}	V _{CCA} or V _{CCB} Pin		100	mA
I _{GND}	Per GND Pin	-100		mA
T _{STG}	Storage Temperature Range	-65	150	°C
P _{tot}	Total Power Dissipation, T _{amb} = -40 °C to +125 °C		500	mW

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The values of V_{CCA} and V_{CCB} are provided in the recommended operating conditions table.

ESD, Electrostatic Discharge Protection

Parameter		Condition	Value	Unit
HBM	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001 class 3B ⁽¹⁾	±8	kV
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002 class C3 ⁽²⁾	±1	kV
LU	Latch Up	LU, Per JESD78, All Pins	±100	mA

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Recommended Operating Conditions

Parameter		Conditions	Min	Typ	Max	Unit
V _{CCA}	Supply Voltage Side-A		0.8		5.5	V
V _{CCB}	Supply Voltage Side-B		0.8		5.5	V
V _I	Input Voltage		0		5.5	V
V _O	Output Voltage	Active mode	0		V _{CCO}	V
		Suspend or 3-state Mode	0		5.5	V

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

Parameter		Conditions	Min	Typ	Max	Unit
T_{amb}	Ambient Temperature		-40		+125	°C
$\Delta t/\Delta V$	Input Transition Rise and Fall Rate	$V_{CCO} = 0.8\text{ V to }5.5\text{ V}$			5	ns/V

(1) V_{CCO} is the supply voltage of the output side-A or side-B port.

Thermal Information

Package Type	θ_{JA}	θ_{JC}	Unit
TSSOP16	126.0	50.8	°C/W
QFN4X3.5-16	68.8	70.6	°C/W
QFN1.8X2.6-16	149.6	53.6	°C/W

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

Electrical Characteristics

All test conditions: $V_{CCA} = 0.8\text{ V to }5.5\text{ V}$, $V_{CCB} = 0.8\text{ V to }5.5\text{ V}$, $T_A = -40^{\circ}\text{C to }+125^{\circ}\text{C}$, unless otherwise noted.

Parameter		Conditions	Min	Typ	Max	Unit
V_{OL}	LOW-level Output Voltage	$V_I = V_{IH} \text{ or } V_{IL}$				
		$I_O = 100\text{ }\mu\text{A}$, $V_{CCA} = 0.8\text{ V to }5.5\text{ V}$, $V_{CCB} = 0.8\text{ V to }5.5\text{ V}$			0.1	V
		$I_O = 3\text{ mA}$, $V_{CCA} = 1.1\text{ V}$, $V_{CCB} = 1.1\text{ V}$			0.25	V
		$I_O = 6\text{ mA}$, $V_{CCA} = 1.4\text{ V}$, $V_{CCB} = 1.4\text{ V}$			0.35	V
		$I_O = 8\text{ mA}$, $V_{CCA} = 1.65\text{ V}$, $V_{CCB} = 1.65\text{ V}$			0.45	V
		$I_O = 9\text{ mA}$, $V_{CCA} = 2.3\text{ V}$, $V_{CCB} = 2.3\text{ V}$			0.55	V
		$I_O = 12\text{ mA}$, $V_{CCA} = 3\text{ V}$, $V_{CCB} = 3\text{ V}$			0.7	V
		$I_O = 24\text{ mA}$, $V_{CCA} = 3\text{ V}$, $V_{CCB} = 3\text{ V}$			0.8	V
		$I_O = 32\text{ mA}$, $V_{CCA} = 4.5\text{ V}$, $V_{CCB} = 4.5\text{ V}$			0.9	V
V_{OH}	HIGH-level Output Voltage	$V_I = V_{IH} \text{ or } V_{IL}$				
		$I_O = -100\text{ }\mu\text{A}$, $V_{CCA} = 0.8\text{ V}$, $V_{CCB} = 0.8\text{ V}$	$V_{CCO} - 0.1$			V
		$I_O = -100\text{ }\mu\text{A}$, $V_{CCA} = 5.5\text{ V}$, $V_{CCB} = 5.5\text{ V}$	5.4			V
		$I_O = -3\text{ mA}$, $V_{CCA} = 1.1\text{ V}$, $V_{CCB} = 1.1\text{ V}$	0.85			V
		$I_O = -6\text{ mA}$, $V_{CCA} = 1.4\text{ V}$, $V_{CCB} = 1.4\text{ V}$	1.05			V
		$I_O = -8\text{ mA}$, $V_{CCA} = 1.65\text{ V}$, $V_{CCB} = 1.65\text{ V}$	1.2			V
		$I_O = -9\text{ mA}$, $V_{CCA} = 2.3\text{ V}$, $V_{CCB} = 2.3\text{ V}$	1.75			V
		$I_O = -12\text{ mA}$, $V_{CCA} = 3\text{ V}$, $V_{CCB} = 3\text{ V}$	2.3			V
		$I_O = -24\text{ mA}$, $V_{CCA} = 3\text{ V}$, $V_{CCB} = 3\text{ V}$	$V_{CCO} - 0.8$			V
		$I_O = -32\text{ mA}$, $V_{CCA} = 4.5\text{ V}$, $V_{CCB} = 4.5\text{ V}$	$V_{CCO} - 0.9$			V
V_{IL}	LOW-level Input Voltage (Data Input)	$V_{CCI} = 0.8\text{ V}$			0.24	V
		$V_{CCI} = 1.1\text{ V}$			0.385	V
		$V_{CCI} = 1.95\text{ V}$			0.683	V
		$V_{CCI} = 2.3\text{ V to }2.7\text{ V}$			0.7	V
		$V_{CCI} = 3.0\text{ V to }3.6\text{ V}$			0.8	V
		$V_{CCI} = 4.5\text{ V to }5.5\text{ V}$			$V_{CCI} \times 0.3$	V
	LOW-level Input Voltage (nDIR, nOE Input)	$V_{CCA} = 0.8\text{ V}$			0.24	V
		$V_{CCA} = 2.3\text{ V to }2.7\text{ V}$			0.7	V
		$V_{CCA} = 1.1\text{ V}$			0.385	V
		$V_{CCA} = 1.95\text{ V}$			0.683	V
		$V_{CCA} = 3.0\text{ V to }3.6\text{ V}$			0.8	V
		$V_{CCA} = 4.5\text{ V to }5.5\text{ V}$			$V_{CCA} \times 0.3$	V

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

Parameter		Conditions	Min	Typ	Max	Unit
V _{IH}	LOW-level Input Voltage (Data Input)	V _{CCI} = 0.8 V	0.56			V
		V _{CCI} = 1.1 V	0.715			V
		V _{CCI} = 1.95 V	1.268			V
		V _{CCI} = 2.3 V to 2.7 V	1.6			V
		V _{CCI} = 3.0 V to 3.6 V	2.0			V
		V _{CCI} = 4.5 V to 5.5 V	V _{CCI} x 0.7			V
	LOW-level Input Voltage (nDIR, n $\overline{\text{OE}}$ input)	V _{CCA} = 0.8 V	0.56			V
		V _{CCA} = 1.1 V	0.715			V
		V _{CCA} = 1.95 V	1.268			V
		V _{CCA} = 2.3 V to 2.7 V	1.6			V
		V _{CCA} = 3.0 V to 3.6 V	2.0			V
		V _{CCA} = 4.5 V to 5.5 V	V _{CCA} x 0.7			V
I _I	Input Leakage Current	nDIR, n $\overline{\text{OE}}$ input, V _I = 0 V or 5.5 V, V _{CCA} = 0.8 V to 5.5 V, V _{CCB} = 0.8 V to 5.5 V	−5		5	uA
I _{OZ}	High-impedance State Output Current	A or B port, V _O = 0 V or V _{CCO} , V _{CCA} = V _{CCB} = 5.5 V	−30		30	uA
		V _O = 0 V or V _{CCO} , V _{CCA} = 5.5 V, V _{CCB} = 0 V	−30		30	uA
		V _O = 0 V or V _{CCO} , V _{CCA} = 0 V, V _{CCB} = 5.5 V	−30		30	uA
I _{off}	Power-off Leakage Current	A port, V _I or V _O = 0 V to 5.5 V, V _{CCA} = 0.8 V to 5.5 V, V _{CCB} = 0.8 V to 5.5 V	−30		30	uA
		B port, V _I or V _O = 0 V to 5.5 V, V _{CCA} = 0.8 V to 5.5 V, V _{CCB} = 0.8 V to 5.5 V	−30		30	uA
I _{CCA}	Supply Current	A port, V _I = 0 V or V _{CCI} , I _O = 0 A, V _{CCA} = 0.8 V to 5.5 V, V _{CCB} = 0.8 V to 5.5 V			55	uA
		A port, V _I = 0 V or V _{CCI} , I _O = 0 A, V _{CCA} = 1.1 V to 5.5 V, V _{CCB} = 1.1 V to 5.5 V			50	uA
		A port, V _I = 0 V or V _{CCI} , I _O = 0 A, V _{CCA} = 5.5 V, V _{CCB} = 0 V			50	uA
		A port, V _I = 0 V or V _{CCI} , I _O = 0 A, V _{CCA} = 0 V, V _{CCB} = 5.5 V	−12			uA
I _{CCB}	Supply Current	B port, V _I = 0 V or V _{CCI} , I _O = 0 A, V _{CCA} = 0.8 V to 5.5 V, V _{CCB} = 0.8 V to 5.5 V			55	uA
		B port, V _I = 0 V or V _{CCI} , I _O = 0 A, V _{CCA} = 1.1 V to 5.5 V, V _{CCB} = 1.1 V to 5.5 V			50	uA
		B port, V _I = 0 V or V _{CCI} , I _O = 0 A, V _{CCA} = 5.5 V, V _{CCB} = 0 V	−12			uA
		B port, V _I = 0 V or V _{CCI} , I _O = 0 A, V _{CCA} = 0 V, V _{CCB} = 5.5 V			50	uA

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

Parameter		Conditions	Min	Typ	Max	Unit
$I_{CCA} + I_{CCB}$	Combined Supply Current	A plus B port, $I_O = 0$ A, $V_I = 0$ V or V_{CCI} , $V_{CCA} = 0.8$ V to 5.5 V, $V_{CCB} = 0.8$ V to 5.5 V			70	uA
		A plus B port, $I_O = 0$ A, $V_I = 0$ V or V_{CCI} , $V_{CCA} = 1.1$ V to 5.5 V, $V_{CCB} = 1.1$ V to 5.5 V			65	uA
$C_I^{(1)}$	Input Capacitance	nDIR, $\overline{nOE}$ Input, $V_I = 0$ V or 5.5 V, $V_{CCA} = 5.5$ V, $V_{CCB} = 5.5$ V			6	pF
$C_{IO}^{(1)}$	Input/output Capacitance	A and B port, $V_O = 5.5$ V or 0 V, $V_{CCA} = 5.5$ V, $V_{CCB} = 5.5$ V			10	pF

(1) Test data based on bench tests and design simulation, not test in production.

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

AC Timing Requirements — VCCA = 0.8 V

All test conditions: $T_A = 25^\circ\text{C}$, the data is based on bench test and design simulation, not test in production, unless otherwise noted.

t_{en} includes t_{PZL} and t_{PHL} , t_{dis} includes t_{PLZ} and t_{PHZ} .

Parameter	Condition	V _{CCB}	Min	Typ	Max	Unit
t_{PLH} , t_{PHL}	A-to-B push-pull driving	0.8 V		14.4		ns
		1.2 V		7.0		ns
		1.5 V		6.2		ns
		1.8 V		6.0		ns
		2.5 V		5.9		ns
		3.3 V		6.0		ns
		5 V		6.0		ns
	B-to-A push-pull driving	0.8 V		14.4		ns
		1.2 V		12.4		ns
		1.5 V		12.1		ns
		1.8 V		11.9		ns
		2.5 V		11.8		ns
		3.3 V		11.8		ns
		5 V		11.8		ns
t_{en}	$\overline{\text{OE}}$ -to-A	0.8 V		21.9		ns
		1.2 V		21.9		ns
		1.5 V		21.9		ns
		1.8 V		21.9		ns
		2.5 V		21.9		ns
		3.3 V		21.9		ns
		5 V		21.9		ns
	$\overline{\text{OE}}$ -to-B	0.8 V		22.2		ns
		1.2 V		11.1		ns
		1.5 V		9.8		ns
		1.8 V		9.4		ns
		2.5 V		9.4		ns
		3.3 V		9.6		ns
		5 V		9.6		ns
t_{dis}	$\overline{\text{OE}}$ -to-A	0.8 V		16.2		ns
		1.2 V		16.2		ns
		1.5 V		16.2		ns
		1.8 V		16.2		ns

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

Parameter		Condition	V _{CCB}	Min	Typ	Max	Unit
			2.5 V		16.2		ns
			3.3 V		16.2		ns
			5 V		16.2		ns
		$\overline{\text{OE}}$ -to-B	0.8 V		17.6		ns
			1.2 V		10.0		ns
			1.5 V		9.0		ns
			1.8 V		9.1		ns
			2.5 V		8.7		ns
			5.5 V		9.3		ns
			3.3 V		9.3		ns
C _{PD}	Power Dissipation Capacitance	A port, A-to-B, output enable	0.8 V		0.2		pF
		A port, A-to-B, output disable			0.2		pF
		A port, B-to-A, output enable			9		pF
		A port, B-to-A, output disable			0.6		pF
		B port, A-to-B, output enable			9		pF
		B port, A-to-B, output disable			0.6		pF
		B port, B-to-A, output enable			0.2		pF
		B port, B-to-A, output disable			0.2		pF

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

AC Timing Requirements — $V_{CCA} = 1.2\text{ V}$

All test conditions: $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{CCA} = 1.2\text{ V} \pm 0.1\text{ V}$, the data is based on bench test and design simulation, not test in production, unless otherwise noted.

t_{en} includes t_{PZL} and t_{PHL} , t_{dis} includes t_{PLZ} and t_{PHZ} .

Parameter		Condition	V_{CCB}	Min	Typ	Max	Unit
t_{PLH} , t_{PHL}	Propagation Delay	A-to-B push-pull driving	0.8 V		7.0		
			1.2 V $\pm$ 0.1 V	0.5		9.5	ns
			1.5 V $\pm$ 0.1 V	0.5		7.4	ns
			1.8 V $\pm$ 0.15 V	0.5		6.4	ns
			2.5 V $\pm$ 0.2 V	0.5		5.4	ns
			3.3 V $\pm$ 0.3 V	0.5		5.3	ns
			5 V $\pm$ 0.5 V	0.5		5.3	ns
		B-to-A push-pull driving	0.8 V		12.4		
			1.2 V $\pm$ 0.1 V	0.5		9.9	ns
			1.5 V $\pm$ 0.1 V	0.5		9.4	ns
			1.8 V $\pm$ 0.15 V	0.5		9.2	ns
			2.5 V $\pm$ 0.2 V	0.5		8.8	ns
			3.3 V $\pm$ 0.3 V	0.5		8.6	ns
			5 V $\pm$ 0.5 V	0.5		8.6	ns
t_{en}	Enable Time	$\overline{\text{OE}}$ -to-A	0.8 V		21.9		
			1.2 V $\pm$ 0.1 V	1.1		15.9	ns
			1.5 V $\pm$ 0.1 V	1.1		15.9	ns
			1.8 V $\pm$ 0.15 V	1.1		15.9	ns
			2.5 V $\pm$ 0.2 V	1.1		15.9	ns
			3.3 V $\pm$ 0.3 V	1.1		15.9	ns
			5 V $\pm$ 0.5 V	1.1		15.9	ns
		$\overline{\text{OE}}$ -to-B	0.8 V		11.1		
			1.2 V $\pm$ 0.1 V	1.1		15.7	ns
			1.5 V $\pm$ 0.1 V	1.1		11.5	ns
			1.8 V $\pm$ 0.15 V	1.1		9.9	ns
			2.5 V $\pm$ 0.2 V	1.0		8.5	ns
			3.3 V $\pm$ 0.3 V	1.0		8.1	ns
			5 V $\pm$ 0.5 V	1.0		8.1	ns
t_{dis}	Disable Time	$\overline{\text{OE}}$ -to-A	0.8 V		16.2		
			1.2 V $\pm$ 0.1 V	0.5		13.0	ns
			1.5 V $\pm$ 0.1 V	0.5		13.0	ns
			1.8 V $\pm$ 0.15 V	0.5		13.0	ns

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

Parameter		Condition	V _{CCB}	Min	Typ	Max	Unit
			2.5 V ± 0.2 V	0.5		13.0	ns
			3.3 V ± 0.3 V	0.5		13.0	ns
			5 V ± 0.5 V	0.5		13.0	ns
		$\overline{\text{OE}}$ -to-B	0.8 V		10.0		
			1.2 V ± 0.1 V	0.5		13.6	ns
			1.5 V ± 0.1 V	0.5		10.5	ns
			1.8 V ± 0.15 V	0.5		10.4	ns
			2.5 V ± 0.2 V	0.5		8.8	ns
			3.3 V ± 0.3 V	0.5		9.8	ns
			5 V ± 0.5 V	0.5		9.8	ns
C _{PD} ⁽¹⁾	Power Dissipation Capacitance	A port, A-to-B, output enable	1.2 V		0.2		pF
		A port, A-to-B, output disable			0.2		pF
		A port, B-to-A, output enable			9		pF
		A port, B-to-A, output disable			0.6		pF
		B port, A-to-B, output enable			9		pF
		B port, A-to-B, output disable			0.6		pF
		B port, B-to-A, output enable			0.2		pF
		B port, B-to-A, output disable			0.2		pF

(1) C_{PD} tested V_{CCA} = 1.2 V and T_A = 25 °C.

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

AC Timing Requirements — $V_{CCA} = 1.5\text{ V}$

All test conditions: $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{CCA} = 1.5\text{ V} \pm 0.1\text{ V}$, The data is based on bench test and design simulation, not test in production, unless otherwise noted.

t_{en} includes t_{PZL} and t_{PHL} , t_{dis} includes t_{PLZ} and t_{PHZ} .

Parameter		Condition	V_{CCB}	Min	Typ	Max	Unit
t_{PLH} , t_{PHL}	Propagation Delay	A-to-B push-pull driving	0.8 V		6.2		
			1.2 V $\pm$ 0.1 V	0.5		9.4	ns
			1.5 V $\pm$ 0.1 V	0.5		6.2	ns
			1.8 V $\pm$ 0.15 V	0.5		5.2	ns
			2.5 V $\pm$ 0.2 V	0.5		4.9	ns
			3.3 V $\pm$ 0.3 V	0.5		4.6	ns
			5 V $\pm$ 0.5 V	0.5		4.6	ns
		B-to-A push-pull driving	0.8 V		12.1		
			1.2 V $\pm$ 0.1 V	0.5		7.4	ns
			1.5 V $\pm$ 0.1 V	0.5		6.2	ns
			1.8 V $\pm$ 0.15 V	0.5		5.9	ns
			2.5 V $\pm$ 0.2 V	0.5		5.8	ns
			3.3 V $\pm$ 0.3 V	0.5		5.5	ns
			5 V $\pm$ 0.5 V	0.5		5.5	ns
$t_{en}^{(1)}$	Enable Time	$\overline{OE}$ -to-A	0.8 V		21.9		
			1.2 V $\pm$ 0.1 V	1.1		9.6	ns
			1.5 V $\pm$ 0.1 V	1.1		9.6	ns
			1.8 V $\pm$ 0.15 V	1.1		9.6	ns
			2.5 V $\pm$ 0.2 V	1.1		9.6	ns
			3.3 V $\pm$ 0.3 V	1.1		9.6	ns
			5 V $\pm$ 0.5 V	1.1		9.6	ns
		$\overline{OE}$ -to-B	0.8 V		9.8		
			1.2 V $\pm$ 0.1 V	1.1		14.1	ns
			1.5 V $\pm$ 0.1 V	1.1		9.0	ns
			1.8 V $\pm$ 0.15 V	1.1		7.9	ns
			2.5 V $\pm$ 0.2 V	1.0		6.2	ns
			3.3 V $\pm$ 0.3 V	1.0		5.8	ns
			5 V $\pm$ 0.5 V	1.0		5.8	ns
$t_{dis}^{(1)}$	Disable Time	$\overline{OE}$ -to-A	0.8 V		16.2		
			1.2 V $\pm$ 0.1 V	0.5		9.5	ns
			1.5 V $\pm$ 0.1 V	0.5		9.5	ns
			1.8 V $\pm$ 0.15 V	0.5		9.5	ns

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

Parameter		Condition	V _{CCB}	Min	Typ	Max	Unit
			2.5 V ± 0.2 V	0.5		9.5	ns
			3.3 V ± 0.3 V	0.5		9.5	ns
			5 V ± 0.5 V	0.5		9.5	ns
		$\overline{\text{OE}}$ -to-B	0.8 V		9.0		
			1.2 V ± 0.1 V	0.5		12.4	ns
			1.5 V ± 0.1 V	0.5		9.3	ns
			1.8 V ± 0.15 V	0.5		8.4	ns
			2.5 V ± 0.2 V	0.5		8.0	ns
			3.3 V ± 0.3 V	0.5		8.6	ns
			5 V ± 0.5 V	0.5		8.6	ns
C _{PD} ⁽¹⁾	Power Dissipation Capacitance	A port, A-to-B, output enable	1.5 V		0.2		pF
		A port, A-to-B, output disable			0.2		pF
		A port, B-to-A, output enable			10		pF
		A port, B-to-A, output disable			0.6		pF
		B port, A-to-B, output enable			10		pF
		B port, A-to-B, output disable			0.6		pF
		B port, B-to-A, output enable			0.2		pF
		B port, B-to-A, output disable			0.2		pF

(1) C_{PD} tested V_{CCA} = 1.5 V and T_A = 25 °C.

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

AC Timing Requirements — $V_{CCA} = 1.8\text{ V}$

All test conditions: $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{CCA} = 1.8\text{ V} \pm 0.15\text{ V}$, the data is based on bench test and design simulation, not test in production, unless otherwise noted.

t_{en} includes t_{PZL} and t_{PHL} , t_{dis} includes t_{PLZ} and t_{PHZ} .

Parameter		Condition	V_{CCB}	Min	Typ	Max	Unit
t_{PLH} , t_{PHL}	Propagation Delay	A-to-B push-pull driving	0.8 V		6.0		
			1.2 V $\pm$ 0.1 V	0.5		9.2	ns
			1.5 V $\pm$ 0.1 V	0.5		5.9	ns
			1.8 V $\pm$ 0.15 V	0.5		5.0	ns
			2.5 V $\pm$ 0.2 V	0.5		4.2	ns
			3.3 V $\pm$ 0.3 V	0.5		3.9	ns
			5 V $\pm$ 0.5 V	0.5		3.9	ns
		B-to-A push-pull driving	0.8 V		11.9		
			1.2 V $\pm$ 0.1 V	0.5		6.4	ns
			1.5 V $\pm$ 0.1 V	0.5		5.2	ns
			1.8 V $\pm$ 0.15 V	0.5		5.0	ns
			2.5 V $\pm$ 0.2 V	0.5		4.8	ns
			3.3 V $\pm$ 0.3 V	0.5		4.6	ns
			5 V $\pm$ 0.5 V	0.5		4.6	ns
t_{en}	Enable Time	$\overline{\text{OE}}$ -to-A	0.8 V		21.9		
			1.2 V $\pm$ 0.1 V	1.0		7.5	ns
			1.5 V $\pm$ 0.1 V	1.0		7.5	ns
			1.8 V $\pm$ 0.15 V	1.0		7.5	ns
			2.5 V $\pm$ 0.2 V	1.0		7.5	ns
			3.3 V $\pm$ 0.3 V	1.0		7.5	ns
			5 V $\pm$ 0.5 V	1.0		7.5	ns
		$\overline{\text{OE}}$ -to-B	0.8 V		9.4		
			1.2 V $\pm$ 0.1 V	1.1		13.7	ns
			1.5 V $\pm$ 0.1 V	1.1		9.1	ns
			1.8 V $\pm$ 0.15 V	1.0		7.4	ns
			2.5 V $\pm$ 0.2 V	0.5		5.7	ns
			5 V $\pm$ 0.5 V	0.5		5.0	ns
			3.3 V $\pm$ 0.3 V	0.5		5.0	ns
t_{dis}	Disable Time	$\overline{\text{OE}}$ -to-A	0.8 V		16.2		
			1.2 V $\pm$ 0.1 V	0.5		7.9	ns
			1.5 V $\pm$ 0.1 V	0.5		7.9	ns
			1.8 V $\pm$ 0.15 V	0.5		7.9	ns

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

Parameter		Condition	V _{CCB}	Min	Typ	Max	Unit
			2.5 V ± 0.2 V	0.5		7.9	ns
			3.3 V ± 0.3 V	0.5		7.9	ns
			5 V ± 0.5 V	0.5		7.9	ns
		$\overline{\text{OE}}$ -to-B	0.8 V		9.1		
			1.2 V ± 0.1 V	0.5		12.0	ns
			1.5 V ± 0.1 V	0.5		8.6	ns
			1.8 V ± 0.15 V	0.5		7.6	ns
			2.5 V ± 0.2 V	0.5		6.6	ns
			3.3 V ± 0.3 V	0.5		6.4	ns
			5 V ± 0.5 V	0.5		6.4	ns
C _{PD} ⁽¹⁾	Power Dissipation Capacitance	A port, A-to-B, output enable	1.8 V		0.3		pF
		A port, A-to-B, output disable			0.3		pF
		A port, B-to-A, output enable			10		pF
		A port, B-to-A, output disable			0.7		pF
		B port, A-to-B, output enable			10		pF
		B port, A-to-B, output disable			0.7		pF
		B port, B-to-A, output enable			0.3		pF
		B port, B-to-A, output disable			0.3		pF

(1) C_{PD} tested V_{CCA} = 1.8 V and T_A = 25°C.

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

AC Timing Requirements — $V_{CCA} = 2.5\text{ V}$

All test conditions: $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{CCA} = 2.5\text{ V} \pm 0.2\text{ V}$, the data is based on bench test and design simulation, NOT test in production, unless otherwise noted.

t_{en} includes t_{PZL} and t_{PHL} , t_{dis} includes t_{PLZ} and t_{PHZ} .

Parameter		Condition	V_{CCB}	Min	Typ	Max	Unit
t_{PLH} , t_{PHL}	Propagation Delay	A-to-B push-pull driving	0.8 V		5.9		
			1.2 V $\pm$ 0.1 V	0.5		8.8	ns
			1.5 V $\pm$ 0.1 V	0.5		5.8	ns
			1.8 V $\pm$ 0.15 V	0.5		4.8	ns
			2.5 V $\pm$ 0.2 V	0.5		3.7	ns
			3.3 V $\pm$ 0.3 V	0.5		3.2	ns
			5 V $\pm$ 0.5 V	0.5		3.2	ns
		B-to-A push-pull driving	0.8 V		11.8		
			1.2 V $\pm$ 0.1 V	0.5		5.4	ns
			1.5 V $\pm$ 0.1 V	0.5		4.9	ns
			1.8 V $\pm$ 0.15 V	0.5		4.2	ns
			2.5 V $\pm$ 0.2 V	0.5		3.7	ns
			3.3 V $\pm$ 0.3 V	0.5		3.5	ns
			5 V $\pm$ 0.5 V	0.5		3.5	ns
t_{en}	Enable Time	$\overline{\text{OE}}$ -to-A	0.8 V		21.9		
			1.2 V $\pm$ 0.1 V	0.5		5.3	ns
			1.5 V $\pm$ 0.1 V	0.5		5.3	ns
			1.8 V $\pm$ 0.15 V	0.5		5.3	ns
			2.5 V $\pm$ 0.2 V	0.5		5.3	ns
			3.3 V $\pm$ 0.3 V	0.5		5.3	ns
			5 V $\pm$ 0.5 V	0.5		5.3	ns
		$\overline{\text{OE}}$ -to-B	0.8 V		9.4		
			1.2 V $\pm$ 0.1 V	1.1		13.1	ns
			1.5 V $\pm$ 0.1 V	1.1		8.7	ns
			1.8 V $\pm$ 0.15 V	0.5		7.1	ns
			2.5 V $\pm$ 0.2 V	0.5		5.1	ns
			3.3 V $\pm$ 0.3 V	0.5		4.4	ns
			5 V $\pm$ 0.5 V	0.5		4.4	ns
t_{dis}	Disable Time	$\overline{\text{OE}}$ -to-A	0.8 V		16.2		
			1.2 V $\pm$ 0.1 V	0.5		5.7	ns
			1.5 V $\pm$ 0.1 V	0.5		5.7	ns
			1.8 V $\pm$ 0.15 V	0.5		5.7	ns

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

Parameter		Condition	V _{CCB}	Min	Typ	Max	Unit
			2.5 V ± 0.2 V	0.5		5.7	ns
			3.3 V ± 0.3 V	0.5		5.7	ns
			5 V ± 0.5 V	0.5		5.7	ns
		$\overline{\text{OE}}$ -to-B	0.8 V		8.7		
			1.2 V ± 0.1 V	0.5		11.5	ns
			1.5 V ± 0.1 V	0.5		7.9	ns
			1.8 V ± 0.15 V	0.5		7.0	ns
			2.5 V ± 0.2 V	0.5		5.7	ns
			3.3 V ± 0.3 V	0.5		5.8	ns
			5 V ± 0.5 V	0.5		5.8	ns
C _{PD} ⁽¹⁾	Power Dissipation Capacitance	A port, A-to-B, output enable	2.5 V		0.4		pF
		A port, A-to-B, output disable			0.4		pF
		A port, B-to-A, output enable			11		pF
		A port, B-to-A, output disable			0.7		pF
		B port, A-to-B, output enable			11		pF
		B port, A-to-B, output disable			0.7		pF
		B port, B-to-A, output enable			0.4		pF
		B port, B-to-A, output disable			0.4		pF

(1) C_{PD} tested V_{CCA} = 2.5 V and T_A = 25°C.

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

AC Timing Requirements — $V_{CCA} = 3.3\text{ V}$

All test conditions: $T_A = -40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$, $V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$, the data is based on bench test and design simulation, not test in production, unless otherwise noted.

t_{en} includes t_{PZL} and t_{PHL} , t_{dis} includes t_{PLZ} and t_{PHZ} .

Parameter		Condition	V_{CCB}	Min	Typ	Max	Unit
t_{PLH} , t_{PHL}	Propagation Delay	A-to-B push-pull driving	0.8 V		7.0		
			1.2 V $\pm$ 0.1 V	0.5		8.6	ns
			1.5 V $\pm$ 0.1 V	0.5		5.5	ns
			1.8 V $\pm$ 0.15 V	0.5		4.6	ns
			2.5 V $\pm$ 0.2 V	0.5		3.5	ns
			3.3 V $\pm$ 0.3 V	0.5		3.0	ns
			5 V $\pm$ 0.5 V	0.5		3.0	ns
		B-to-A push-pull driving	0.8 V		12.4		
			1.2 V $\pm$ 0.1 V	0.5		5.3	ns
			1.5 V $\pm$ 0.1 V	0.5		4.6	ns
			1.8 V $\pm$ 0.15 V	0.5		3.9	ns
			2.5 V $\pm$ 0.2 V	0.5		3.2	ns
			3.3 V $\pm$ 0.3 V	0.5		3.0	ns
			5 V $\pm$ 0.5 V	0.5		3.0	ns
t_{en}	Enable Time	$\overline{OE}$ -to-A	0.8 V		21.9		
			1.2 V $\pm$ 0.1 V	0.5		4.4	ns
			1.5 V $\pm$ 0.1 V	0.5		4.4	ns
			1.8 V $\pm$ 0.15 V	0.5		4.4	ns
			2.5 V $\pm$ 0.2 V	0.5		4.4	ns
			3.3 V $\pm$ 0.3 V	0.5		4.4	ns
			5 V $\pm$ 0.5 V	0.5		4.4	ns
		$\overline{OE}$ -to-B	0.8 V		11.1		
			1.2 V $\pm$ 0.1 V	1.1		12.9	ns
			1.5 V $\pm$ 0.1 V	1.1		8.6	ns
			1.8 V $\pm$ 0.15 V	0.5		6.9	ns
			2.5 V $\pm$ 0.2 V	0.5		5.0	ns
			3.3 V $\pm$ 0.3 V	1.0		4.3	ns
			5 V $\pm$ 0.5 V	1.0		4.3	ns
t_{dis}	Disable Time	$\overline{OE}$ -to-A	0.8 V		16.2		
			1.2 V $\pm$ 0.1 V	0.5		5.4	ns
			1.5 V $\pm$ 0.1 V	0.5		5.4	ns
			1.8 V $\pm$ 0.15 V	0.5		5.4	ns

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

Parameter		Condition	V _{CCB}	Min	Typ	Max	Unit
			2.5 V ± 0.2 V	0.5		5.4	ns
			3.3 V ± 0.3 V	0.5		5.4	ns
			5 V ± 0.5 V	0.5		5.4	ns
		$\overline{\text{OE}}$ -to-B	0.8 V		10.0		
			1.2 V ± 0.1 V	0.5		11.2	ns
			1.5 V ± 0.1 V	0.5		8.6	ns
			1.8 V ± 0.15 V	0.5		6.9	ns
			2.5 V ± 0.2 V	0.5		5.0	ns
			3.3 V ± 0.3 V	0.5		4.3	ns
			5 V ± 0.5 V	0.5		4.3	ns
C _{PD} ⁽¹⁾	Power Dissipation Capacitance	A port, A-to-B, output enable	3.3 V		0.5		pF
		A port, A-to-B, output disable			0.5		pF
		A port, B-to-A, output enable			13		pF
		A port, B-to-A, output disable			0.8		pF
		B port, A-to-B, output enable			13		pF
		B port, A-to-B, output disable			0.8		pF
		B port, B-to-A, output enable			0.5		pF
		B port, B-to-A, output disable			0.5		pF

(1) C_{PD} tested V_{CCA} = 3.3 V and T_A = 25°C.

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

AC Timing Requirements — $V_{CCA} = 5\text{ V}$

All test conditions: $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{CCA} = 5\text{ V} \pm 0.5\text{ V}$, the data is based on bench test and design simulation, not test in production, unless otherwise noted.

t_{en} includes t_{PZL} and t_{PHL} , t_{dis} includes t_{PLZ} and t_{PHZ} .

Parameter		Condition	V_{CCB}	Min	Typ	Max	Unit
t_{PLH} , t_{PHL}	Propagation Delay	A-to-B push-pull driving	$0.8\text{ V}^{(2)}$		6.5		
			$1.2\text{ V} \pm 0.1\text{ V}$	0.5		7.9	ns
			$1.5\text{ V} \pm 0.1\text{ V}$	0.5		5.4	ns
			$1.8\text{ V} \pm 0.15\text{ V}$	0.5		4.6	ns
			$2.5\text{ V} \pm 0.2\text{ V}$	0.5		3.5	ns
			$3.3\text{ V} \pm 0.3\text{ V}$	0.5		3.0	ns
			$5\text{ V} \pm 0.5\text{ V}$	0.5		3.0	ns
		B-to-A push-pull driving	$0.8\text{ V}^{(2)}$		11.9		
			$1.2\text{ V} \pm 0.1\text{ V}$	0.5		5.1	ns
			$1.5\text{ V} \pm 0.1\text{ V}$	0.5		4.4	ns
			$1.8\text{ V} \pm 0.15\text{ V}$	0.5		3.9	ns
			$2.5\text{ V} \pm 0.2\text{ V}$	0.5		3.2	ns
			$3.3\text{ V} \pm 0.3\text{ V}$	0.5		3.0	ns
			$5\text{ V} \pm 0.5\text{ V}$	0.5		3.0	ns
t_{en}	Enable Time	$\overline{\text{OE}}$ -to-A	$0.8\text{ V}^{(2)}$		21.4		
			$1.2\text{ V} \pm 0.1\text{ V}$	0.5		4.2	ns
			$1.5\text{ V} \pm 0.1\text{ V}$	0.5		4.2	ns
			$1.8\text{ V} \pm 0.15\text{ V}$	0.5		4.2	ns
			$2.5\text{ V} \pm 0.2\text{ V}$	0.5		4.2	ns
			$3.3\text{ V} \pm 0.3\text{ V}$	0.5		4.2	ns
			$5\text{ V} \pm 0.5\text{ V}$	0.5		4.2	ns
		$\overline{\text{OE}}$ -to-B	$0.8\text{ V}^{(2)}$		10.6		
			$1.2\text{ V} \pm 0.1\text{ V}$	1.1		12.4	ns
			$1.5\text{ V} \pm 0.1\text{ V}$	1.1		8.4	ns
			$1.8\text{ V} \pm 0.15\text{ V}$	0.5		6.8	ns
			$2.5\text{ V} \pm 0.2\text{ V}$	0.5		5.0	ns
			$3.3\text{ V} \pm 0.3\text{ V}$	1.0		4.3	ns
			$5\text{ V} \pm 0.5\text{ V}$	1.0		4.3	ns
t_{dis}	Disable Time	$\overline{\text{OE}}$ -to-A	$0.8\text{ V}^{(2)}$		15.7		
			$1.2\text{ V} \pm 0.1\text{ V}$	0.5		5.2	ns
			$1.5\text{ V} \pm 0.1\text{ V}$	0.5		5.2	ns
			$1.8\text{ V} \pm 0.15\text{ V}$	0.5		5.2	ns

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

Parameter		Condition	V _{CCB}	Min	Typ	Max	Unit
			2.5 V ± 0.2 V	0.5		5.2	ns
			3.3 V ± 0.3 V	0.5		5.2	ns
			5 V ± 0.5 V	0.5		5.2	ns
		$\overline{\text{OE}}$ -to-B	0.8 V ⁽²⁾		9.5		
			1.2 V ± 0.1 V	0.5		10.7	ns
			1.5 V ± 0.1 V	0.5		8.6	ns
			1.8 V ± 0.15 V	0.5		6.9	ns
			2.5 V ± 0.2 V	0.5		5.0	ns
			3.3 V ± 0.3 V	0.5		4.3	ns
			5 V ± 0.5 V	0.5		4.3	ns
C _{PD} ⁽¹⁾	Power Dissipation Capacitance	A port, A-to-B, output enable	5 V		0.5		pF
		A port, A-to-B, output disable			0.5		pF
		A port, B-to-A, output enable			13		pF
		A port, B-to-A, output disable			0.8		pF
		B port, A-to-B, output enable			13		pF
		B port, A-to-B, output disable			0.8		pF
		B port, B-to-A, output enable			0.5		pF
		B port, B-to-A, output disable			0.5		pF

(1) C_{PD} tested V_{CCA} = 5 V and T_A = 25°C.

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

Parameter Measurement Waveforms




Figure 1. Timing Measurement Load Circuit

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CCO}$
t_{PHZ}/t_{PZH}	GND




Figure 2. Pulse Duration




Figure 3. Propagation Delay Times




Figure 4. Enable and Disable Times

Note:

t_{plz} and t_{phz} are the same as t_{dis} .

t_{pzi} and t_{pzh} are the same as t_{en} .

V_{CCl} is V_{CC} associated with the input port.

V_{CCO} is V_{CC} associated with the output port.

t_{PLH} and t_{PHL} are the same as t_{pd} .

V_{CCO}	V_{TP}
0.8 V	0.1 V
1.2 V	0.1 V
$1.5 \text{ V} \pm 0.1 \text{ V}$	0.1 V
$1.8 \text{ V} \pm 0.15 \text{ V}$	0.15 V
$2.5 \text{ V} \pm 0.2 \text{ V}$	0.15 V
$3.3 \text{ V} \pm 0.3 \text{ V}$	0.3 V
$5 \text{ V} \pm 0.5 \text{ V}$	0.3 V

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

Detailed Description

Overview

The T74V4T245 device is a 4-bit level shifter with an enable ($\overline{\text{OE}}$) input and can work within the V_{CCA} range from 0.8 V to 5.5 V and the V_{CCB} range from 0.8 V to 5.5 V. V_{CCA} powers the A-port and control pins (nDIR and $\overline{\text{nOE}}$), while V_{CCB} supplies the B-port. The A-port supports I/O voltage levels from 0.8V to 5.5 V, and the B-port also accommodates I/O voltages ranging from 0.8 V to 5.5 V.

Functional Block Diagram




Figure 5. Functional Block Diagram

Feature Description

Enable ($\overline{\text{nOE}}$) and Direction-control (nDIR)

The T74V4T245 features a directional control function, where the state of the control pin (nDIR) determines the data transmission path between Port A and Port B. When nDIR is set to a high logic level, data flows unidirectionally from Port A to Port B. Conversely, when nDIR is driven low, the data direction reverses, transmitting from Port B to Port A. To ensure reliable operation during nDIR state transitions, strict timing requirements must be followed. It is generally recommended to first disable the outputs using the $\overline{\text{nOE}}$ pin, allow the nDIR signal to stabilize, and then re-enable the outputs. This sequence prevents bus contention and signal conflicts.

Table 3. Device Function Table

Supply Voltage	Input		Input/Output	
$V_{\text{CCA}}, V_{\text{CCB}}$	$\overline{\text{nOE}}$ ⁽¹⁾	nDIR ⁽¹⁾	nAx ⁽¹⁾	nBx ⁽¹⁾
0.8 V to 5.5 V	L	L	nAx = nBx	Input
0.8 V to 5.5 V	L	H	Input	nBx = nAx
0.8 V to 5.5 V	H	X	Hi-Z	Hi-Z
0V	X	X	Hi-Z	Hi-Z

(1) The nAx, nDIR, and $\overline{\text{nOE}}$ input circuit is referenced to V_{CCA} . The nBn input circuit is referenced to V_{CCB} .

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

Application and Implementation

Note

Information in the following application sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

Application Information

The T74V4T245 can be used for level-translation applications to interface devices or systems operating at different supply voltages. This device is an ideal solution for bidirectional data transmission scenarios. It is recommended to connect all unused I/O pins to ground, and no I/O pins should be left floating during direction switching. When the supply voltage exceeds 1.8 V, the device can support a maximum data rate of up to 380 Mbps.

- Servers/Storages
- Routers (Telecom Switching Equipment)
- Personal Computers/Consumer Handsets
- Industrial Automation

Typical Application

A typical application is shown in [Figure 6](#). The T74V4T245 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The T74V4T245 device is ideal for use in applications where a push-pull driver is connected to the data I/Os.




Figure 6. Typical Application Circuit

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

Layout

Layout Example

Reflections and matching are closely related to loop antenna theory but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change in the width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This change in width upsets the transmission line characteristics, especially the distributed capacitance and self-inductance of the trace, thus resulting in the reflection. Not all PCB traces can be straight, so they have to turn corners. Below are progressively better techniques for rounding corners. Only the last example (BEST) maintains a constant trace width and minimizes reflections.




Figure 7. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.





Figure 8. Layout Example

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

Tape and Reel Information




Order Number	Package	D1 (mm)	A0 (mm)	K0 (mm)	W0 (mm)	W1 (mm)	B0 (mm)	P0 (mm)	Pin1 Quadrant
T74V4T245-TS3R	TSSOP16	330	6.8	1.5	12.0	17.6	5.5	8.0	Q1
T74V4T245-QNHR	QFN4X3.5-16	330	3.75	1.0	12.0	17.6	4.25	8.0	Q1
T74V4T245-QN6R	QFN1.8X2.6-16	178	2.1	0.75	8.0	12.1	2.9	4.0	Q1

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

Package Outline Dimensions




TSSOP16



4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

QFN1.8X2.6-16

Package Outline Dimensions QN6(QFN1.8X2.6-16-C)



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MIN	MAX	MIN	MAX
A	0.500	0.600	0.020	0.024
A1	0.000	0.050	0.000	0.002
b	0.150	0.250	0.006	0.010
c	0.152REF		0.006	
D	1.750	1.850	0.069	0.073
E	2.550	2.650	0.100	0.104
e	0.400BSC		0.016	
Nd	1.200BSC		0.047	
Ne	1.200BSC		0.047	
L	0.350	0.450	0.014	0.018
L1	0.450	0.550	0.018	0.022
K	0.200REF		0.008	




NOTES:

1. Do not include mold flash or protrusion.
2. This drawing is subject to change without notice.

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

QFN4X3.5-16

Package Outline Dimensions

QNH(QFN4X3.5-16-A)

TOP VIEW

SIDE VIEW

BOTTOM VIEW

NOTES:

1. Do not include mold flash or protrusion.
2. This drawing is subject to change without notice.
3. The many types of E-pad PIN1 signs may appear in the product

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MIN	MAX	MIN	MAX
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
b	0.200	0.300	0.008	0.012
A3	0.200REF		0.008REF	
D	3.400	3.600	0.134	0.142
E	3.900	4.100	0.154	0.161
e	0.500BSC		0.020BSC	
D2	1.950	2.150	0.077	0.085
E2	2.450	2.650	0.096	0.104
L	0.300	0.500	0.012	0.020
e1	1.500BSC		0.059BSC	
Ne	2.500BSC		0.098BSC	

4-bit Dual-Supply Transceiver with Configurable Voltage Translation and Tri-State Outputs

Order Information

Order Number	Operating Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
T74V4T245-TS3R	-40 to 125°C	TSSOP16	4T245	MSL3	Tape and Reel,3000	Green
T74V4T245-QNHR	-40 to 125°C	QFN4X3.5-16	V4T245	MSL3	Tape and Reel,3000	Green
T74V4T245-QN6R	-40 to 125°C	QFN1.8X2.6-16	V4T	MSL3	Tape and Reel,3000	Green

Green: 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

**4-bit Dual-Supply Transceiver with Configurable Voltage
Translation and Tri-State Outputs****IMPORTANT NOTICE AND DISCLAIMER**

Copyright© 3PEAK 2012-2026. All rights reserved.

Trademarks. Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

Performance Information. Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

Disclaimer. 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.