

Features

- 8-bit Buffer Driver with 3-state Outputs
- Supply Voltage: 2 V to 5.5 V
- Latch-up Performance Exceeds 100 mA per JESD 78 Class II
- ESD Protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 Class 3B Exceeds 8000 V
 - CDM: ANSI/ESDA/JEDEC JS-002 Class C3 Exceeds 1000 V

Description

The T74L541 is an 8-bit buffer/line driver featuring 3-state outputs. This device incorporates two active-low output enable pins ($\overline{OE1}$ and $\overline{OE2}$), the outputs are enabled only when both $\overline{OE1}$ and $\overline{OE2}$ are LOW. A HIGH on either $\overline{OE1}$ or $\overline{OE2}$ will place the outputs in a high-impedance state.

The T74L541 is available in the TSSOP20 package and is characterized from -40°C to $+125^{\circ}\text{C}$.

Applications

- Servers/Storages
- Routers (Telecom Switching Equipment)
- Personal Computers/Consumer Handsets
- Industrial Automation

Typical Application




Table of Contents

Features	1
Applications	1
Description	1
Typical Application	1
Revision History	3
Pin Configuration and Functions	4
Specifications	5
Absolute Maximum Ratings ⁽¹⁾	5
ESD, Electrostatic Discharge Protection.....	5
Recommended Operating Conditions.....	5
Electrical Characteristics.....	6
AC Timing Requirements.....	7
Parameter Measurement Waveforms.....	8
Detailed Description	9
Overview.....	9
Functional Block Diagram.....	9
Feature Description.....	9
Application and Implementation	10
Application Information	10
Typical Application.....	10
Layout	11
Layout Example.....	11
Tape and Reel Information	12
Package Outline Dimensions	13
TSSOP20.....	13
Order Information	14
IMPORTANT NOTICE AND DISCLAIMER	15

Revision History

Date	Revision	Notes
2025-07-01	Rev.P.0	Initial version
2026-01-22	Rev.A.0	Released version

Pin Configuration and Functions




Table 1. Pin Functions: T74L541-TS4R

Pin		I/O	Description
No.	Name		
1	$\overline{\text{OE1}}$	I	Active-low Enable Input
2	A1	I	Input A1
3	A2	I	Input A2
4	A3	I	Input A3
5	A4	I	Input A4
6	A5	I	Input A5
7	A6	I	Input A6
8	A7	I	Input A7
9	A8	I	Input A8
10	GND	P	Supply Ground
11	Y8	O	Output Y8
12	Y7	O	Output Y7
13	Y6	O	Output Y6
14	Y5	O	Output Y5
15	Y5	O	Output Y4
16	Y3	O	Output Y3
17	Y2	O	Output Y2
18	Y1	O	Output Y1
19	$\overline{\text{OE2}}$	I	Active-low Enable Input
20	VCC	P	Supply Power

Specifications

Absolute Maximum Ratings ⁽¹⁾

Parameter		Min	Max	Unit
V _{CC}	DC Reference Voltage Range	-0.5	7.0	V
V _I	Input Voltage Range	-0.5	7.0	V
I _{IK}	Input Clamp Current, V _I < 0	-20		mA
I _{OK}	Output Clamp Current, V _O < 0 or V _I > V _{CC}	-50	50	mA
I _O	Output Current, V _O = 0 V or V _{CC}	-35	35	mA
I _{CC}	Continuous Current through Each V _{CC} or GND	-100	100	mA
P _{tot}	Total Power Dissipation		500	mW
T _{STG}	Storage Temperature Range	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

ESD, Electrostatic Discharge Protection

Parameter		Condition	Value	Unit
HBM	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001 class 3B ⁽¹⁾	±8	kV
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002 class C3 ⁽²⁾	±1	kV
LU	Latch up	JESD 78 Class II	±100	mA

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Recommended Operating Conditions

Parameter		Conditions	Min	Max	Unit
V _{CC}	Supply Voltage		2	5.5	V
V _I	Input Voltage		0	5.5	V
V _O	Output Voltage		0	V _{CC}	V
T _{amb}	Operation Free-air Temperature		-40	125	°C
Δt/ΔV	Input Transition Rise and Fall Rate	V _{CC} = 2.5 V ± 0.2 V		200	ns/V
		V _{CC} = 3.3 V ± 0.3 V		100	ns/V
		V _{CC} = 5 V ± 0.5 V		20	ns/V

Electrical Characteristics

All test conditions : $T_A = -40\text{ }^{\circ}\text{C}$ to $125\text{ }^{\circ}\text{C}$, unless otherwise noted.

Parameter		Conditions	Min	Typ	Max	Unit
V_{IH}	Input Logic High	$V_{CC} = 2\text{ V}$	1.5			V
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	$0.7 \times V_{CC}$			V
		$V_{CC} = 3.0\text{ V to }3.6\text{ V}$	$0.7 \times V_{CC}$			V
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	$0.7 \times V_{CC}$			V
V_{IL}	Input Logic Low	$V_{CC} = 2\text{ V}$			0.5	V
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$			$0.3 \times V_{CC}$	V
		$V_{CC} = 3.0\text{ V to }3.6\text{ V}$			$0.3 \times V_{CC}$	
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$			$0.3 \times V_{CC}$	V
V_{OH}	High-level Output Voltage	$I_O = -50\text{ }\mu\text{A}$, $V_{CC} = 2\text{ V to }5.5\text{ V}$	$V_{CC} - 0.1$			V
		$I_O = -2\text{ mA}$, $V_{CC} = 2.3\text{ V}$	2.0			V
		$I_O = -8\text{ mA}$, $V_{CC} = 3.0\text{ V}$	2.48			V
		$I_O = -16\text{ mA}$, $V_{CC} = 4.5\text{ V}$	3.8			V
V_{OL}	Low-level Output Voltage	$I_O = 50\text{ }\mu\text{A}$, $V_{CC} = 2\text{ V to }5.5\text{ V}$			0.1	V
		$I_O = 2\text{ mA}$, $V_{CC} = 2.3\text{ V}$			0.4	V
		$I_O = 8\text{ mA}$, $V_{CC} = 3.0\text{ V}$			0.44	V
		$I_O = 16\text{ mA}$, $V_{CC} = 4.5\text{ V}$			0.55	V
I_I	Input Leakage Current	$V_I = \text{GND to }5.5\text{ V}$, $V_{CC} = 5.5\text{ V}$	-5.0		5.0	μA
I_{OZ}	OFF-state Output Current	$V_I = V_{IH}$ or V_{IL} , $V_O = V_{CC}$ or GND , $V_{CC} = 5.5\text{ V}$	-5.0		5.0	μA
I_{OFF}	Power-off Leakage Current	V_I or $V_O = 5.5\text{ V}$, $V_{CC} = 0\text{ V}$	-5.0		-5.0	μA
I_{CC}	Supply Current	$V_I = \text{GND or }V_{CC}$, $I_O = 0\text{ A}$, $V_{CC} = 5.5\text{ V}$	-20.0		20.0	μA
$C_I^{(1)(2)}$	Input Capacitance	$V_I = V_{CC}$ or GND		5.5		pF
$C_O^{(1)(2)}$	Output Capacitance	$V_O = V_{CC}$ or GND		7.5		pF

(1) Test data based on bench tests and design simulation, NOT test in production.

(2) $T_A = 25\text{ }^{\circ}\text{C}$.

AC Timing Requirements

All test conditions: $T_A = -40^{\circ}\text{C}$ to 125°C , the data is based on bench test and design simulation, not test in production, unless otherwise noted.

t_{en} includes t_{PZL} and t_{PHL} , t_{dis} includes t_{PLZ} and t_{PHZ} .

Parameter		Conditions	Min	Typ	Max	Unit
t_{pd}	Propagation Delay	$C_{load} = 15\text{ pF}$, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$	1.0		13.5	ns
		$C_{load} = 15\text{ pF}$, $V_{CC} = 3\text{ V} \pm 0.3\text{ V}$	1.0		8.5	ns
		$C_{load} = 15\text{ pF}$, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$	1.0		6.0	ns
		$C_{load} = 50\text{ pF}$, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$	1.0		18.5	ns
		$C_{load} = 50\text{ pF}$, $V_{CC} = 3\text{ V} \pm 0.3\text{ V}$	1.0		12.0	ns
		$C_{load} = 50\text{ pF}$, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$	1.0		8.0	ns
t_{en}	Enable Time	$C_{load} = 15\text{ pF}$, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$	1.0		18.5	ns
		$C_{load} = 15\text{ pF}$, $V_{CC} = 3\text{ V} \pm 0.3\text{ V}$	1.0		12.5	ns
		$C_{load} = 15\text{ pF}$, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$	1.0		8.5	ns
		$C_{load} = 50\text{ pF}$, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$	1.0		24.0	ns
		$C_{load} = 50\text{ pF}$, $V_{CC} = 3\text{ V} \pm 0.3\text{ V}$	1.0		17.5	ns
		$C_{load} = 50\text{ pF}$, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$	1.0		13.5	ns
t_{dis}	Disable Time	$C_{load} = 15\text{ pF}$, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$	1.0		20.0	ns
		$C_{load} = 15\text{ pF}$, $V_{CC} = 3\text{ V} \pm 0.3\text{ V}$	1.0		15.0	ns
		$C_{load} = 15\text{ pF}$, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$	1.0		5.0	ns
		$C_{load} = 15\text{ pF}$, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$	1.0		20	ns
		$C_{load} = 15\text{ pF}$, $V_{CC} = 3\text{ V} \pm 0.3\text{ V}$	1.0		17.5	ns
		$C_{load} = 15\text{ pF}$, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$	1.0		15	ns
$t_{sk}^{(1)}$	Skew Time	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$			2.0	ns
		$V_{CC} = 3.0\text{ V} \pm 0.3\text{ V}$			1.5	ns
		$V_{CC} = 5.0\text{ V} \pm 0.5\text{ V}$			1.0	ns

(1) $T_A = 25^{\circ}\text{C}$.

Parameter Measurement Waveforms




Figure 1. Test Circuit for Measuring Switching Times

Test	S1
t_{PLH} / t_{PHL}	Open
t_{PLZ} / t_{PZL}	Vcc
t_{PHZ} / t_{PZH}	GND
Open Drain	Vcc




Figure 2. Propagation Delay Input to Output




Figure 3. Switching Times




Figure 4. Enable and Disable Times

Detailed Description

Overview

The T74L541 is an 8-bit buffer driver with 3-state outputs.

- When both $\overline{OE1}$ and $\overline{OE2}$ are low, the device transmits data from the A inputs to the Y outputs.
- If either $\overline{OE1}$ or $\overline{OE2}$ is high, the outputs enter high-impedance state.

To ensure the high-impedance state is maintained during power-up or power-down, $\overline{OE_n}$ should be connected to V_{CC} through a pull-up resistor. The minimum resistor value is determined by the driver's current-sinking capability.

Functional Block Diagram




Figure 5. Functional Block Diagram

Feature Description

I_{off} Feature

The I_{off} feature supports Partial-Power-Down mode operation.

The I_{off} feature ensures safe operation when the chip is powered down ($V_{CC} = 0\text{ V}$). It automatically disables all outputs in a high-impedance state, preventing any damaging backflow current from flowing through the unpowered device. This allows the bus to remain active while protecting both the chip and connected components.

Enable ($\overline{OE_n}$)

The Output Enable ($\overline{OE_n}$) is a critical chip function that manages output states.

Table 2. Device Function Table

V_{CC}	Input $\overline{OE1}$	Input $\overline{OE2}$	Input A	Output Y
2 V to 5.5 V	L	L	H	H
2 V to 5.5 V	L	L	L	L
2 V to 5.5 V	H	L	X	High-impedance
2 V to 5.5 V	L	H	X	High-impedance
0 V	X	X	X	High-impedance

Application and Implementation

Note

Information in the following application sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

Application Information

The T74L541 is an 8-bit buffer/line driver featuring 3-state outputs. This device incorporates two active-low output enable pins ($\overline{OE1}$ and $\overline{OE2}$), the outputs are enabled only when both $\overline{OE1}$ and $\overline{OE2}$ are LOW. A HIGH on either $\overline{OE1}$ or $\overline{OE2}$ will place the outputs in a high-impedance state.

- Servers/Storages
- Routers (Telecom Switching Equipment)
- Personal Computers/Consumer Handsets
- Industrial Automation

Typical Application

A typical application is shown in [Figure 6](#).




Figure 6. Typical Application Circuit

Layout

Layout Example

Reflections and matching are closely related to loop antenna theory but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change in the width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This change in width upsets the transmission line characteristics, especially the distributed capacitance and self-inductance of the trace, thus resulting in the reflection. Not all PCB traces can be straight, so they have to turn corners. Below are progressively better techniques for rounding corners. Only the last example (BEST) maintains a constant trace width and minimizes reflections.




Figure 7. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.





Figure 8. Layout Example


Tape and Reel Information



Order Number	Package	D1 (mm)	A0 (mm)	K0 (mm)	W0 (mm)	W1 (mm)	B0 (mm)	P0 (mm)	Pin1 Quadrant
T74L541-TS4R	TSSOP20	330	6.95	1.6	16.0	20.4	7.1	8.0	Q1

Package Outline Dimensions

TSSOP20



Order Information

Order Number	Operating Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
T74L541-TS4R	-40 to 125°C	TSSOP20	LV541	MSL3	Tape and Reel,4000	Green

Green: 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

IMPORTANT NOTICE AND DISCLAIMER

Copyright© 3PEAK 2012-2026. All rights reserved.

Trademarks. Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

Performance Information. Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

Disclaimer. 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.

This page intentionally left blank