

## Single D-type Flip-Flop with Set and Reset

### Features

- Wide Supply Voltage Range from 1.65 V to 5.5 V
- I/O Tolerance Inputs to 5.5 V
- All Inputs with Schmitt-Trigger Action
- CMOS Low Power Dissipation
- I<sub>OFF</sub> Supports Partial Power-down Protection
- ESD Protection: ±4-kV HBM Model, ±1-kV CDM Model
- Latch-up Performance Exceeds 100 mA per JESD 78, Class II

### Applications

- Clock Divider Circuit
- Counter
- Edge Detection

### Description


The T74L1G74 is a single positive edge-trigger D-type flip-flop with the V<sub>CC</sub> supply from 1.65 V to 5.5 V. Schmitt-Trigger action with slower rise-and-fall times and better noise immunity. I<sub>OFF</sub> circuits can prevent backflow current during power-down, thus supporting partial power-down protection. A LOW level at the SD and RD to set and reset the output.

The T74L1G74 is available in VSSOP8 and DFN1.4X1-8 packages and is characterized from -40°C to 125°C.

### Device Table

Device	Package	Body Size
T74L1G74-VS3R	VSSOP8	2 mm x 2.3 mm
T74L1G74-DFSRR	DFN1.4X1-8	1.4 mm x 1 mm

### Typical Application Circuit





## Table of Contents

<b>Features</b> .....	<b>1</b>
<b>Applications</b> .....	<b>1</b>
<b>Description</b> .....	<b>1</b>
<b>Device Table</b> .....	<b>1</b>
<b>Typical Application Circuit</b> .....	<b>1</b>
<b>Revision History</b> .....	<b>3</b>
<b>Pin Configuration and Functions</b> .....	<b>4</b>
<b>Specifications</b> .....	<b>6</b>
Absolute Maximum Ratings <sup>(1)</sup> .....	6
ESD, Electrostatic Discharge Protection.....	6
Recommended Operating Conditions.....	6
Thermal Information.....	7
Electrical Characteristics – DC Parameter.....	8
Electrical Characteristics – AC Parameter.....	9
Parameter Measurement Waveforms.....	11
<b>Application and Implementation</b> .....	<b>13</b>
Typical Application.....	13
<b>Tape and Reel Information</b> .....	<b>14</b>
<b>Package Outline Dimensions</b> .....	<b>15</b>
VSSOP8.....	15
DFN1.4X1-8.....	16
<b>Land Pattern</b> .....	<b>17</b>
VSSOP8.....	17
DFN1.4X1-8.....	18
<b>Order Information</b> .....	<b>19</b>
<b>IMPORTANT NOTICE AND DISCLAIMER</b> .....	<b>20</b>

**Revision History**

<b>Date</b>	<b>Revision</b>	<b>Notes</b>
2025-07-16	Rev.Pre.0	Initial version.
2026-03-01	Rev.A.0	Released version.

**Pin Configuration and Functions**

**Table 1. Pin Functions**

Pin No.	Name	I/O	Description
1	CP	I	Clock input (Positive edge-trigger)
2	D	I	Data input
3	$\bar{Q}$	O	Inverted Flip-flop output
4	GND	Power	Ground
5	Q	O	Flip-flop output
6	$\bar{RD}$	I	Reset direct input (active LOW)
7	$\bar{SD}$	I	Set direct input (active LOW)
8	V <sub>CC</sub>	Power	Supply pin

---

**Single D-type Flip-Flop with Set and Reset****Function Table****Table 2. Truth Table**

Input				Output			
$\overline{SD}$	$\overline{RD}$	CP	D	Q	$\overline{Q}$	$Q_{n+1}$	$\overline{Q}_{n+1}$
L	H	X	X	H	L	-	-
H	L	X	X	L	H	-	-
L	L	X	X	H	H	-	-
H	H	↑	L	-	-	L	H
H	H	↑	H	-	-	H	L

(1) H = High voltage level.

(2) L = Low voltage level.

(3) X = Don't care.

(4) ↑ = Positive edge-trigger clock transition

## Specifications

### Absolute Maximum Ratings <sup>(1)</sup>

Parameter		Min	Max	Unit
V <sub>CC</sub>	Supply Voltage	-0.5	6.5	V
V <sub>I</sub>	Input Voltage <sup>(2)</sup>	-0.5	6.5	V
V <sub>O</sub>	Output Voltage, in Power-off Mode <sup>(2)</sup>	-0.5	6.5	V
V <sub>O</sub>	Output Voltage, in Active Mode <sup>(2)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>O</sub>	Continuous Output Current	-50	50	mA
I <sub>IK</sub>	Input Clamp Current, V <sub>I</sub> < 0	-50		mA
I <sub>OK</sub>	Output Clamp Current, V <sub>O</sub> < 0	-50		mA
	Continuous Current through V <sub>CC</sub> or GND	-100	100	mA
T <sub>J</sub>	Junction Temperature		150	°C
T <sub>STG</sub>	Storage Temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### ESD, Electrostatic Discharge Protection

Symbol	Parameter	Condition	Minimum Level	Unit
HBM	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±4,000	V
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002, all pins <sup>(2)</sup>	±1,000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### Recommended Operating Conditions

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation.

Parameter		Min	Typ	Max	Unit
V <sub>CC</sub>	Supply Voltage	1.65		5.5	V
V <sub>I</sub>	Input Voltage	0		5.5	V
V <sub>O</sub>	Output Voltage	0		V <sub>CC</sub>	V
T <sub>A</sub>	Ambient Temperature	-40		125	°C
Δt/ΔV	Input Transition Rise-and-Fall Rate, V <sub>CC</sub> = 1.65 V to 2.7 V			20	ns/V
	Input Transition Rise-and-Fall Rate, V <sub>CC</sub> = 2.7 V to 5.5 V			10	ns/V

---

**Single D-type Flip-Flop with Set and Reset****Thermal Information**

Package Type	$\theta_{JA}$	$\theta_{JC}$	Unit
VSSOP8	265.6	110.3	°C/W
DFN1.4X1-8	330.2	213.3	°C/W

**Single D-type Flip-Flop with Set and Reset**
**Electrical Characteristics – DC Parameter**

All test conditions:  $T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ , all typical values are measured at  $T_A = 25^{\circ}\text{C}$ , unless otherwise noted.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>IH</sub>	High-Level Input Voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	0.7V <sub>CC</sub>			V
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7			V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2			V
		V <sub>CC</sub> = 4.5 V to 5.5 V	0.7V <sub>CC</sub>			V
V <sub>IL</sub>	Low-Level Input Voltage	V <sub>CC</sub> = 1.65 V to 1.95 V			0.3V <sub>CC</sub>	V
		V <sub>CC</sub> = 2.3 V to 2.7 V			0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V			0.8	V
		V <sub>CC</sub> = 4.5 V to 5.5 V			0.3V <sub>CC</sub>	V
V <sub>OH</sub>	High-Level Output Voltage	I <sub>OH</sub> = -100 μA; V <sub>CC</sub> = 1.65 V to 5.5 V	V <sub>CC</sub> - 0.1			V
		I <sub>OH</sub> = -4 mA; V <sub>CC</sub> = 1.65 V	0.95			V
		I <sub>OH</sub> = -8 mA; V <sub>CC</sub> = 2.3 V	1.7			V
		I <sub>OH</sub> = -12 mA; V <sub>CC</sub> = 2.7 V	1.9			V
		I <sub>OH</sub> = -24 mA; V <sub>CC</sub> = 3 V	2			V
		I <sub>OH</sub> = -32 mA; V <sub>CC</sub> = 4.5 V	3.4			V
V <sub>OL</sub>	Low-Level Output Voltage	I <sub>OL</sub> = 100 μA; V <sub>CC</sub> = 1.65 V to 5.5 V			0.1	V
		I <sub>OL</sub> = 4 mA; V <sub>CC</sub> = 1.65 V			0.7	V
		I <sub>OL</sub> = 8 mA; V <sub>CC</sub> = 2.3 V			0.45	V
		I <sub>OL</sub> = 12 mA; V <sub>CC</sub> = 2.7 V			0.6	V
		I <sub>OL</sub> = 24 mA; V <sub>CC</sub> = 3 V			0.8	V
		I <sub>OL</sub> = 32 mA; V <sub>CC</sub> = 4.5 V			0.8	V
I <sub>I</sub>	Input Leakage Current	V <sub>I</sub> = GND or 5.5 V; V <sub>CC</sub> = 0 V to 5.5 V	-1	±0.1	1	μA
I <sub>OFF</sub>	Power-off Leakage Current	V <sub>I</sub> or V <sub>O</sub> = 5.5 V; V <sub>CC</sub> = 0 V	-1	±0.1	1	μA
I <sub>CC</sub>	Supply Current	V <sub>I</sub> = GND or V <sub>CC</sub> ; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 1.65 V to 5.5 V		0.1	2	μA
ΔI <sub>CC</sub>	Additional Supply Current	V <sub>I</sub> = V <sub>CC</sub> - 0.6 V; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 2.3 V to 5.5 V		0.1	10	μA
C <sub>I</sub> <sup>(1)</sup>	Input Capacitance			2.1		pF

(1) Spec limit is based on bench characterization and design simulation, not tested in production.

**Single D-type Flip-Flop with Set and Reset**
**Electrical Characteristics – AC Parameter**

All test conditions:  $T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ , all typical values are measured at  $T_A = 25^{\circ}\text{C}$ , unless otherwise noted.

Symbol <sup>(1)</sup>	Parameter	Conditions	Min	Typ	Max	Unit
$t_{PD}$ <sup>(2)</sup>	Propagation Delay	CP to Q, $\bar{Q}$				
		$C_{LOAD} = 15\text{ pF};$ $V_{CC} = 1.65\text{ V to }1.95\text{ V}$	2.7	10.1	15.2	ns
		$C_{LOAD} = 15\text{ pF};$ $V_{CC} = 2.3\text{ V to }2.7\text{ V}$	1.6	6.4	9.1	ns
		$C_{LOAD} = 15\text{ pF};$ $V_{CC} = 2.7\text{ V}$	2	6.2	8.7	ns
		$C_{LOAD} = 50\text{ pF};$ $V_{CC} = 3\text{ V to }3.6\text{ V}$	1.6	5.3	8.1	ns
		$C_{LOAD} = 50\text{ pF};$ $V_{CC} = 4.5\text{ V to }5.5\text{ V}$	1.2	4.2	6.5	ns
		$\overline{SD}, \overline{RD}$ to Q, $\bar{Q}$				
		$C_{LOAD} = 15\text{ pF};$ $V_{CC} = 1.65\text{ V to }1.95\text{ V}$	5.8	11	24.5	ns
		$C_{LOAD} = 15\text{ pF};$ $V_{CC} = 2.3\text{ V to }2.7\text{ V}$	3.8	7.2	14.5	ns
		$C_{LOAD} = 15\text{ pF};$ $V_{CC} = 2.7\text{ V}$	4.1	6.9	12.9	ns
		$C_{LOAD} = 50\text{ pF};$ $V_{CC} = 3\text{ V to }3.6\text{ V}$	3.2	5.9	11.7	ns
		$C_{LOAD} = 50\text{ pF};$ $V_{CC} = 4.5\text{ V to }5.5\text{ V}$	2.5	4.9	8.8	ns
$f_{max}$	Maximum Frequency	$V_{CC} = 1.65\text{ V to }1.95\text{ V}$			70	MHz
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$			130	MHz
		$V_{CC} = 2.7\text{ V}$			160	MHz
		$V_{CC} = 3\text{ V to }3.6\text{ V}$			170	MHz
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$			190	MHz
$t_w$	Pulse Width	CP HIGH or LOW; $\overline{SD}, \overline{RD}$ LOW				
		$V_{CC} = 1.65\text{ V to }1.95\text{ V}$	7.2			ns
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	3.9			ns
		$V_{CC} = 2.7\text{ V}$	3.2			ns
		$V_{CC} = 3\text{ V to }3.6\text{ V}$	3			ns
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	2.7			ns
$t_{su}$	Setup Time	D to CP				
		$V_{CC} = 1.65\text{ V to }1.95\text{ V}$	5.9			ns

**Single D-type Flip-Flop with Set and Reset**

Symbol <sup>(1)</sup>	Parameter	Conditions	Min	Typ	Max	Unit
		V <sub>CC</sub> = 2.3 V to 2.7 V	3.7			ns
		V <sub>CC</sub> = 2.7 V	3.7			ns
		V <sub>CC</sub> = 3 V to 3.6 V	3.3			ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	3.1			ns
t <sub>h</sub>	Hold Time	D to CP				
		V <sub>CC</sub> = 1.65 V to 1.95 V	2.5			ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	2			ns
		V <sub>CC</sub> = 2.7 V	2			ns
		V <sub>CC</sub> = 3 V to 3.6 V	2			ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	2			ns
t <sub>rec</sub>	Recovery Time	$\overline{RD}$ to CP				
		V <sub>CC</sub> = 1.65 V to 1.95 V	2.9			ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	2.4			ns
		V <sub>CC</sub> = 2.7 V	2.3			ns
		V <sub>CC</sub> = 3 V to 3.6 V	2.2			ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	2			ns
C <sub>PD</sub> <sup>(3)</sup>	Power Dissipation Capacitance	f = 10 MHz; V <sub>I</sub> = GND to V <sub>CC</sub>		13		pF

(1) Spec limit is based on bench characterization and design simulation, not tested in production.

(2) t<sub>PD</sub> is the same as t<sub>PLH</sub> and t<sub>PHL</sub>.

(3) C<sub>PD</sub> is used to determine the dynamic power dissipation (PD in μW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma(C_L \times V_{CC}^2 \times f_o)$$

Where:

f<sub>i</sub> = Input frequency in MHz;




f<sub>o</sub> = Output frequency in MHz;

C<sub>L</sub> = Output load capacitance in pF;

V<sub>CC</sub> = Supply voltage in Volts;

N = Number of inputs switching;

Σ(C<sub>L</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>o</sub>) = Sum of the outputs.

**Parameter Measurement Waveforms**

**Figure 1. Timing Measurement Load Circuit**

**Figure 2. Clock Propagation Delay Times**

**Figure 3. Set and Reset Propagation Delay Times**

**Single D-type Flip-Flop with Set and Reset****Table 3. Test Data**

$V_{CC}$	Inputs		$C_L$	$R_L$	$V_M$	S1
	$V_I$	$t_r/t_f$				$t_{PHL}/t_{PLH}$
1.65 V to 1.95 V	$V_{CC}$	$\leq 2$ ns	30 pF	1 k $\Omega$	$0.5V_{CC}$	Open
2.3 V to 2.7 V	$V_{CC}$	$\leq 2$ ns	30 pF	500 $\Omega$	$0.5V_{CC}$	Open
2.7 V	2.7 V	$\leq 2.5$ ns	50 pF	500 $\Omega$	1.5 V	Open
3 V to 3.6 V	2.7 V	$\leq 2.5$ ns	50 pF	500 $\Omega$	1.5 V	Open
4.5 V to 5.5 V	$V_{CC}$	$\leq 2.5$ ns	50 pF	500 $\Omega$	$0.5V_{CC}$	Open


## Application and Implementation

**Note**

Information in the following application sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.



## Typical Application

Figure 4 shows the functional block diagram.







**Figure 4. Functional Block Diagram**

Tape and Reel Information



Order Number	Package	D1 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	W0 (mm)	Pin1 Quadrant
T74L1G74-VS3R	VSSOP8	178	11.4	2.25	3.35	1.05	4	8	Q3
T74L1G74-DFSRR	DFN1.4X1-8	180	13.1	1.15	1.6	0.5	4	8	Q1

**Package Outline Dimensions**
**VSSOP8**



**DFN1.4X1-8**
**Package Outline Dimensions**
**DFSR(DFN1.4X1-8-B)**

**TOP VIEW**

**SIDE VIEW**

**BOTTOM VIEW**
**NOTES**

1. Do not include mold flash or protrusion.
2. This drawing is subject to change without notice.


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MIN	MAX	MIN	MAX
A	0.320	0.400	0.013	0.016
A1	0.000	0.050	0.000	0.002
A2	0.102 REF		0.004 REF	
b	0.100	0.200	0.004	0.008
D	1.000 BSC		0.039 BSC	
E	1.400 BSC		0.055 BSC	
e	0.350 BSC		0.014 BSC	
L	0.250	0.350	0.010	0.014
L1	0.300	0.400	0.011	0.016
L2	0.075 REF		0.003 REF	

Land Pattern

VSSOP8



DFN1.4X1-8



## Order Information

Order Number	Operating Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
T74L1G74-VS3R	-40 to 125°C	VSSOP8	V74	MSL3	Tape and Reel,3000	Green
T74L1G74-DFSRR	-40 to 125°C	DFN1.4X1-8	Y4	MSL3	Tape and Reel,4000	Green

**Green:** 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

## **IMPORTANT NOTICE AND DISCLAIMER**

**Copyright**© 3PEAK 2012-2026. All rights reserved.

**Trademarks.** Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

**Performance Information.** Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

**Disclaimer.** 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.